

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k40t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection, Device ID and Rev ID.

3.1 Configuration Words

There are six Configuration Word bits that allow the user to setup the device with several choices of oscillators, Resets and memory protection options. These are implemented as Configuration Word 1 through Configuration Word 6 at 300000h through 30000Bh.

Note:	The DEBUG bit in Configuration Words is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

TABLE 3-1:	SUMMARY OF CONFIGURATION WORDS
------------	--------------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
30 0000h	CONFIG1L		RSTOSC2	RSTOSC1	RSTOSC0	_	FEXTOSC2	FEXTOSC1	FEXTOSC0	1111 1111
30 0001h	CONFIG1H	—	_	FCMEN	—	CSWEN	—		CLKOUTEN	1111 1111
30 0002h	CONFIG2L	BOREN1	BOREN0	LPBOREN	—	_	_	PWRTE	MCLRE	1111 1111
30 0003h	CONFIG2H	XINST	_	DEBUG	STVREN	PPS1WAY	ZCD	BORV1	BORV0	1111 1111
30 0004h	CONFIG3L	—	WDTE	=<1:0>			WDTCPS<4:0	>		1111 1111
30 0005h	CONFIG3H	—	_	V	VDTCCS<2:0	>	WDTCWS<2:0>			1111 1111
30 0006h	CONFIG4L	WRT7	WRT6	WRT5	WRT4	WRT3	WRT2	WRT1	WRT0	1111 1111
30 0007h	CONFIG4H	—	_	LVP	SCANE	_	WRTD	WRTB	WRTC	1111 1111
30 0008h	CONFIG5L	_	_	—	_	_	—	CPD	CP	1111 1111
30 000Ah	CONFIG6L	EBTR7	EBTR6	EBTR5	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0	1111 1111
30 000Bh	CONFIG6H	—	—	—	—	_		EBTRB	—	1111 1111

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
FE2h	FSR1H	_	_	_	_	Indirect	t Data Memory	Address Poin	ter 1 High	xxxx
FE1h	FSR1L			Indirec	t Data Memory	Address Point	er 1 Low			xxxxxxxx
FE0h	BSR	-	—	—	—		Bank Sele	ect Register		0000
FDFh	INDF2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 not cha	anged (not a ph	ysical register	.)	
FDEh	POSTINC2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 post-in	cremented (not	a physical re	gister)	
FDDh	POSTDEC2	Uses contents	ses contents of FSR0 to address data memory – value of FSR2 post-decremented (not a physical register)						egister)	
FDCh	PREINC2	Uses contents	Uses contents of FSR0 to address data memory – value of FSR2 pre-incremented (not a physical register)							
FDBh	PLUSW2		Jses contents of FSR0 to address data memory – value of FSR2 pre-incremented (not a physical register) – value of FSR0 offset by W							
FDAh	FSR2H	—	—	—	—	Indirect	t Data Memory	Address Poin	ter 2 High	xxxx
FD9h	FSR2L			Indirec	t Data Memory	Address Point	er 2 Low			xxxxxxx
FD8h	STATUS	—	TO	PD	Ν	OV	Z	DC	С	-1100000
FD7h	PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	0011110q
FD6h	T0CON1		T0CS<2:0>		T0ASYNC		TOCKF	PS<3:0>		00000000
FD5h	T0CON0	T0EN	—	TOOUT	T016BIT		TOOUT	PS<3:0>		0-000000
FD4h	TMR0H	Holding Register for the Most Significant Byte of the 16-bit TMR0 Register						11111111		
FD3h	TMR0L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR0 Register				00000000
FD2h	T1CLK	—	—	—	—		CS	<3:0>		0000
FD1h	T1GATE	_	—	—	_		GSS	<3:0>		0000
FD0h	T1GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	—	_	x00000
FCFh	T1CON	—	—	CKP	S<1:0>	—	SYNC	RD16	ON	00-000
FCEh	TMR1H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TI	/IR1 Register		•		00000000
FCDh	TMR1L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR1 Register				00000000
FCCh	T3CLK	—	—	—	—		CS	<3:0>		0000
FCBh	T3GATE	_	—	—	_		GSS	<3:0>		0000
FCAh	T3GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	_	_	x00000
FC9h	T3CON	—	—	CKP	S<1:0>	_	SYNC	RD16	ON	00-000
FC8h	TMR3H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TI	/IR3 Register		•		00000000
FC7h	TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register						00000000		
FC6h	TMR5CLK	-	—	—	—		CS	<3:0>		0000
FC5h	T5GATE	-	—	—	_		GSS	<3:0>		0000
FC4h	T5GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	-	—	00000x
FC3h	T5CON	—	—	CKP	S<1:0>	—	SYNC	RD16	ON	00-000
FC2h	TMR5H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit T	/IR5 Register				00000000

TABLE 10-5:REGISTER FILE SUMMARY FOR PIC18(L)F26/45/46K40 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

2: Not available on PIC18(L)F26K40 (28-pin variants).

3: Not available on PIC18(L)F45K40 devices.

EXAMPLE 11-3: ERASING A PROGRAM FLASH MEMORY BLOCK

; This sample row erase routine assumes the following:

; 1. A valid address within the erase row is loaded in variables TBLPTR register

; 2. ADDRH and ADDRL are located in common RAM (locations $0 \mathrm{x} 70$ - $0 \mathrm{x} 7 \mathrm{F})$

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_BLOC	CK		
	BCF	NVMCON1, NVMREG0	; point to Program Flash Memory
	BSF	NVMCON1, NVMREG1	; access Program Flash Memory
	BSF	NVMCON1, WREN	; enable write to memory
	BSF	NVMCON1, FREE	; enable block Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	NVMCON2	; write 55h
	MOVLW	AAh	
	MOVWF	NVMCON2	; write AAh
	BSF	NVMCON1, WR	; start erase (CPU stalls)
	BSF	INTCON, GIE	; re-enable interrupts

13.11.7 IN-CIRCUIT DEBUG (ICD) INTERACTION

The scanner freezes when an ICD halt occurs, and remains frozen until user-mode operation resumes. The debugger may inspect the SCANCON0 and SCANLADR registers to determine the state of the scan.

The ICD interaction with each operating mode is summarized in Table 13-4.

	Scanner Operating Mode						
ICD Halt	Peek	Concurrent Triggered	Burst				
External Halt		If external halt is asserted during a scan cycle, the instruction (delayed by scan) may or may not execute before ICD entry, depending on external halt timing.	If external halt is asserted during the BSF (SCANCON.GO), ICD entry occurs, and the burst is delayed until ICD exit. Otherwise, the current NVM- access cycle will complete, and then the scanner will be interrupted for ICD entry.				
	scan cycle, both scan and the burst, the bu		If external halt is asserted during the burst, the burst is suspended and will resume with ICD exit.				
PC Breakpoint	If scanner would peek an instruction that is not executed (because of ICD entry), the peek	Scan cycle occurs before ICD entry and instruction execution happens after the ICD exits.	If PCPB (or single step) is on				
Data Breakpoint	will occur after ICD exit, when the instruction executes.	The instruction with the dataBP executes and ICD entry occurs immediately after. If scan is requested during that cycle, the scan cycle is postponed until the ICD exits.	BSF (SCANCON, GO), the ICD is entered before execution; execution of the burst will occur at ICD exit, and the burst will run to completion.				
Single Step		If a scan cycle is ready after the debug instruction is executed, the scan will read PFM and then the ICD is re-entered.	Note that the burst can be interrupted by an external halt.				
SWBP and ICDINST		If scan would stall a SWBP, the scan cycle occurs and the ICD is entered.	If SWBP replaces BSF(SCANCON.GO), the ICD will be entered; instruction execution will occur at ICD exit (from ICDINSTR register), and the burst will run to completion.				

TABLE 13-4 :	ICD AND SCANNER INTERACTIONS

13.11.8 PERIPHERAL MODULE DISABLE

Both the CRC and scanner module can be disabled individually by setting the CRCMD and SCANMD bits of the PMD0 register (Register 7-1). The SCANMD can be used to enable or disable to the scanner module only if the SCANE bit of Configuration Word 4 is set. If the SCANE bit is cleared, then the scanner module is not available for use and the SCANMD bit is ignored.

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—	—	TMR5GIF	TMR3GIF	TMR1GIF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-3	Unimplement	ted: Read as '	כ'				
bit 2	TMR5GIF: TM	IR5 Gate Inter	rupt Flag bit				
	•	e interrupt occ	urred (must be	e cleared in so	ftware)		
	0 = No TMR5	gate occurred					
bit 1		IR3 Gate Inter					
	•	e interrupt occ gate occurred	urred (must be	e cleared in so	ftware)		
1.11.0		•					
bit 0		IR1 Gate Inter			(1,,)		
		e interrupt occ gate occurred	urrea (must be	e cleared in so	ntware)		
	֥	gate coounou					

REGISTER 14-7: PIR5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 5

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R-x	U-0	U-0
GE	GPOL	GTM	GSPM	GGO/DONE	GVAL		_
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpleme	nted bit, read a	ıs '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cleare		x = Bit is unkr	nown
bit 7	If TMRxON = 1 = Timerx 0 = Timerx If TMRxON =	counting is co is always cou	ontrolled by th	e Timerx gate fur	ction		
bit 6	 GPOL: Timerx Gate Polarity bit 1 = Timerx gate is active-high (Timerx counts when gate is high) 0 = Timerx gate is active-low (Timerx counts when gate is low) 						
bit 5							
bit 4	GSPM: Time 1 = Timerx	erx Gate Single	e Pulse Mode ulse mode is	bit enabled and is co	ontrolling Time	x gate)	
bit 3	GGO/DONE 1 = Timerx 0 = Timerx	: Timerx Gate Gate Single P Gate Single P	Single Pulse ulse Acquisiti ulse Acquisiti	Acquisition Status on is ready, waitii on has completed (GSPM is cleared	ng for an edge d or has not be	en started.	
bit 2	GVAL: Timerx Gate Current State bit Indicates the current state of the Timerx gate that could be provided to TMRxH:TMRxL Unaffected by Timerx Gate Enable (TMRxGE)						
bit 1-0	Unimpleme	nted. Read as	' ∩'				

REGISTER 19-2: TxGCON: TIMERx GATE CONTROL REGISTER

19.2 Timer1/3/5 Operation

The Timer1/3/5 module is a 16-bit incrementing counter which is accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3/5 is enabled by configuring the ON and GE bits in the TxCON and TxGCON registers, respectively. Table 19-2 displays the Timer1/3/5 enable selections.

TABLE 19-2:TIMER1/3/5 ENABLESELECTIONS

ON	GE	Timer1/3/5 Operation
1	1	Count Enabled
1	0	Always On
0	1	Off
0	0	Off

19.3 Clock Source Selection

The CS<3:0> bits of the TMRxCLK register (Register 19-3) are used to select the clock source for Timer1/3/5. The four TMRxCLK bits allow the selection of several possible synchronous and asynchronous clock sources. Register 19-3 displays the clock source selections.

19.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3/5 prescaler.

When the Fosc internal clock source is selected, the Timer1/3/5 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1/3/5 value. To utilize the full resolution of Timer1/3/5, an asynchronous input signal must be used to gate the Timer1/3/5 clock input.

The following asynchronous sources may be used at the Timer1/3/5 gate:

- · Asynchronous event on the TxGPPS pin
- TMR0OUT
- TMR1/3/5OUT (excluding the TMR for which it is being used)
- TMR 2/4/6OUT (post-scaled)
- CCP1/2OUT
- PWM3/4OUT
- CMP1/2OUT
- ZCDOUT

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:


- Timer1/3/5 enabled after POR
- Write to TMRxH or TMRxL
- Timer1/3/5 is disabled
- Timer1/3/5 is disabled (TMRxON = 0) when TxCKI is high then Timer1/3/5 is enabled (TMRxON = 1) when TxCKI is low.

19.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/3/5 module may work as a timer or a counter.

When enabled to count, Timer1/3/5 is incremented on the rising edge of the external clock input of the TxCKIPPS pin. This external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated secondary internal oscillator circuit.



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
PSYNC	IC CPOL CSYNC			MODE<4:0>				
bit 7							bit 0	
Legend:								
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets	
'1' = Bit is s	set	'0' = Bit is cle	ared					
bit 7	1 = TMRx P	rescaler Output	is synchroniz	n Enable bit ^{(1, 2} ed to Fosc/4 onized to Fosc/4				
bit 6	1 = Falling e	rx Clock Polarit dge of input clo dge of input clo	ock clocks time	er/prescaler				
bit 5	1 = ON regis	erx Clock Sync ster bit is synch ster bit is not sy	ronized to TM	nable bit ^(4, 5) R2_clk input TMR2_clk inpu	t			
bit 4-0		Timerx Contro		tion bits ^(6, 7)				
Note 1:	Setting this bit er	nsures that read	ding TMRx wil	l return a valid o	lata value.			
2:	When this bit is '	1', Timer2 canr	ot operate in	Sleep mode.				
3:	CKPOL should n	ot be changed	while ON = 1.					
4:	Setting this bit er	nsures glitch-fre	e operation w	hen the ON is e	enabled or disa	bled.		
5:	When this bit is se	et then the time	r operation will	be delayed by t	wo TMRx input	clocks after the	e ON bit is set.	
6:	Unless otherwise affecting the value		modes start i	upon ON = 1 a	nd stop upon (ON = 0 (stops	occur without	
7:	When TMRx = P	Rx, the next clo	ock clears TM	Rx, regardless o	of the operating	mode.		

REGISTER 20-2: TxHLT: TIMERx HARDWARE LIMIT CONTROL REGISTER




FIGURE 24-12: DEAD-BAND OPERATION, CWG1DBR = 0x01, CWG1DBF = 0x02

PIC18(L)F26/45/46K40

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
_	_	CHPOL	CHSYNC	—	—	CLPOL	CLSYNC			
bit 7				·			bit (
Legend:										
R = Reada	ble bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other							other Resets			
'1' = Bit is s	set	'0' = Bit is clea	ared							
bit 7-6	Unimplem	ented: Read as '	0'							
bit 5	CHPOL: M	odulator High Ca	rrier Polarity S	elect bit						
	1 = Select	1 = Selected high carrier signal is inverted								
	0 = Select	ed high carrier sig	gnal is not inve	erted						
bit 4	CHSYNC:	Modulator High C	Carrier Synchro	nization Enab	le bit					
	 1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to th low time carrier 									
	0 = Modulator output is not synchronized to the high time carrier signal ⁽¹⁾									
bit 3-2	Unimplem	ented: Read as '	0'							
bit 1	CLPOL: M	CLPOL: Modulator Low Carrier Polarity Select bit								
	1 = Select	1 = Selected low carrier signal is inverted								
	0 = Select	ed low carrier sig	nal is not inver	ted						
bit 0	1 = Modula	 CLSYNC: Modulator Low Carrier Synchronization Enable bit 1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high time carrier 								
	0 = Modula	ator output is not	synchronized	to the low time	carrier signal ⁽¹)				
Noto 1.No.	rowed carrier p	ulee widthe or en		in the signal s	troom if the cor	rior is not sync	bronizod			

REGISTER 25-2: MDCON1: MODULATION CONTROL REGISTER 1

Note 1:Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

REGISTER 26-11:	SSPxADD: MSSP ADDRESS REGISTER (I ² C MASTER MODE)	
-----------------	---	--

				•		,	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchan	nged	x = Bit is unknow	vn	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cleare	d				

Master mode: I²C mode

bit 7-0	Baud Rate Clock Divider bits ⁽¹⁾
	SCK/SCL pin clock period = ((SSPxADD<7:0> + 1) *4)/Fosc

10-Bit Slave mode – Most Significant Address Byte:

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a don't care. Bit pattern sent by master is fixed by I²C specification and must be equal to, '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<9:8>: Two Most Significant bits of 10-bit Address
- bit 0 Not used: Unused in this mode. Bit state is a don't care.

10-Bit Slave mode – Least Significant Address Byte:

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit Address

7-Bit Slave mode:

bit 0 Not used: Unused in this mode. Bit state is a don't care.

Note 1: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

REGISTER 26-12: SSPxMSK: MSSPx ADDRESS MASK REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			MSK<7:1>				MSK0
bit 7							bit 0
Logond:							

as '0'
as 0
R/Value at all other Resets

bit 7-1	MSK<7:1>: Mask bits
	 1 = The received address bit n is compared to SSPxADDn to detect I²C address match 0 = The received address bit n is not used to detect I²C address match
bit 0	MSK0: Mask bit for I ² C Slave mode, 10-bit Address I ² C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111): 1 = The received address bit 0 is compared to SSPxADD0 to detect I ² C address match 0 = The received address bit 0 is not used to detect I ² C address match I ² C Slave mode, 7-bit address, the bit is ignored.

26.9.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 7-bit Addressing mode. Figure 26-14 and Figure 26-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I^2C communication.

- 1. Start bit detected.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

26.9.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 26-16 displays a module using both address and data holding. Figure 26-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to <u>determine</u> if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF.

Note: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

27.2.1.5 TSR Status

The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

27.2.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXxREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXxREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 27.2.2.7 "Address Detection"** for more information on the Address mode.

27.2.1.7 Asynchronous Transmission Setup:

- Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 27.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- If interrupts are desired, set the TXxIE interrupt enable bit of the PIE3 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXxREG register. This will start the transmission.




FIGURE 27-3: ASYNCHRONOUS TRANSMISSION

27.3 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 4.3.2.3 "Internal Oscillator Frequency Adjustment"** for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 27.4.1 "Auto-Baud Detect"**). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

29.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between consecutive conversions of the temperature indicator output.

	TABLE 29-2:	SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR
--	-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFV	R<1:0>	ADFVF	R<1:0>	423

Legend: — = Unimplemented location, read as '0'. Shaded cells are unused by the temperature indicator module.

31.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 31-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 31-4. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be completed before the conversion can be started. To calculate the minimum acquisition time, Equation 31-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 31-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega$ 5.0V VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$TC = -CHOLD(RIC + RSS + RS) \ln(1/2047)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$
= $1.37\mu s$

Therefore:

$$TACQ = 2\mu s + 892ns + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.62\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.

-n/n = Value at POR and BOR/Value at all other Resets

REGISTER 31-27: ADERRL: ADC SETPOINT ERROR LOW BYTE REGISTER

x = Bit is unknown

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADER	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpler	nented bit, read	d as '0'	

'1' = Bit is set	'0' = Bit is cleared
bit 7-0	ADERR<7:0>: ADC Setpoint Error LSB. Lower byte of ADC Setpoint Error calculation is determined

REGISTER 31-28 ADI THH: ADC I OWER THRESHOLD HIGH BYTE REGISTER

by ADCALC bits of ADCON3, see Register 23-1 for more details.

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x			
ADLTH<15:8>									
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADLTH<15:8>: ADC Lower Threshold MSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

REGISTER 31-29: ADLTHL: ADC LOWER THRESHOLD LOW BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x				
ADLTH<7:0>								
bit 7								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADLTH<7:0>: ADC Lower Threshold LSB. ADLTH and ADUTH are compared with ADERR to set the ADUTHR and ADLTHR bits of ADSTAT. Depending on the setting of ADTMD, an interrupt may be triggered by the results of this comparison.

© 2015-2017 Microchip Technology Inc.

u = Bit is unchanged

TABLE 37-3 :	POWER-DOWN CURRENT (IPD) ^(1,2)
---------------------	---

PIC18LF26/45/46K40				Standard Operating Conditions (unless otherwise stated)							
PIC18F26/45/46K40					Standard Operating Conditions (unless otherwise stated) VREGPM = 1						
Param.		Device Characteristics	Min.	T 4	Max.	Max.	11	Conditions			
No.	Symbol	Device Characteristics	wiiri.	Тур.†	+85°C	+125°C	Units	VDD	Note		
D200	IPD	IPD Base		0.05	2	9	μΑ	3.0V			
D200	IPD	IPD Base	_	0.4	4	12	μΑ	3.0V			
D200A			_	20		_	μΑ	3.0V	VREGPM = 0		
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT	_	0.4	3	10	μΑ	3.0V			
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT	-	0.6	5	13	μΑ	3.0V			
D202	IPD_SOSC	Secondary Oscillator (Sosc)		0.6	5	13	μΑ	3.0V			
D202	IPD_SOSC	Secondary Oscillator (SOSC)	_	0.8	8.5	15	μΑ	3.0V			
D203	IPD_FVR	FVR		31		—	μΑ	3.0V	FVRCON = 0X81 or 0x84		
D203	IPD_FVR	FVR		32		_	μΑ	3.0V	FVRCON = 0X81 or 0x84		
D204	IPD_BOR	Brown-out Reset (BOR)	I	9	14	18	μΑ	3.0V			
D204	IPD_BOR	Brown-out Reset (BOR)		14	19	21	μΑ	3.0V			
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)		0.5		—	μΑ	3.0V			
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)		0.7		_	μΑ	3.0V			
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)		31		—	μΑ	3.0V			
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)	_	32		—	μΑ	3.0V			
D207	IPD_ADCA	ADC - Active		250	—	—	μΑ	3.0V	ADC is converting (4)		
D207	IPD_ADCA	ADC - Active	_	280	—	—	μΑ	3.0V	ADC is converting ⁽⁴⁾		
D208	IPD_CMP	Comparator	_	25	38	40	μΑ	3.0V			
D208	IPD_CMP	Comparator	_	28	50	60	μΑ	3.0V			

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to Vss.

3: All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.

4: ADC clock source is FRC.