



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k40-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

R/\/_1	_1	R/\/_1	R/\/_1	P/\/_1	R/\\/_1	R/\//_1		
	0-1						1.0	
XINST	—	DEBUG	SIVREN	PPS1WAY	ZCD	BORV	<1:0>	
bit 7							bit 0	
Laward								
Legena:								
R = Reauable	Dil blank daviaa	vv = vvritable	DIL	0 = 0 minipier	arad	uas I v = Ditio unkn		
					areu		IOWII	
bit 7 XINST: Extended Instruction Set Enable bit 1 = Extended Instruction Set and Indexed Addressing mode disabled (Legacy mode) 0 = Extended Instruction Set and Indexed Addressing mode enabled								
bit 6	Unimplement	ed: Read as '1	,					
bit 5	DEBUG: Debut 1 = Backgrou 0 = Backgrou	ugger Enable b und debugger und debugger	it disabled enabled					
bit 4	 STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset 							
bit 3	PPS1WAY: PF 1 = The PPS PPSLOC 0 = The PPS executed	PSLOCKED bit BLOCKED bit CK is set, all fut LOCKED bit c	One-Way Se can only be s ure changes t an be set and	t Enable bit set once after to PPS register d cleared as no	an unlocking s s are prevente eeded (provide	sequence is ex d ed an unlocking	ecuted; once sequence is	
bit 2	ZCD : ZCD Dis 1 = ZCD disa 0 = ZCD alwa	able bit abled. ZCD car ays enabled, Z	n be enabled l CDMD bit is i	by setting the Z gnored	CDSEN bit of	ZCDCON		
bit 1-0	it 1-0 BORV<1:0>: Brown-out Reset Voltage Selection bit ⁽¹⁾ PIC18F2x/4xK40 device: 11 = Brown-out Reset Voltage (VBOR) set to 2.45V 10 = Brown-out Reset Voltage (VBOR) set to 2.45V 01 = Brown-out Reset Voltage (VBOR) set to 2.7V 00 = Brown-out Reset Voltage (VBOR) set to 2.85V							
Note 1: The h	PIC18LF2x/4x 11 = Brow 10 = Brow 01 = Brow 00 = Brow	K40 device: wn-out Reset V wn-out Reset V wn-out Reset V wn-out Reset V	'oltage (VBOR 'oltage (VBOR 'oltage (VBOR 'oltage (VBOR) set to 1.90V) set to 2.45V) set to 2.7V) set to 2.85V	201/0 16 M⊟7			

REGISTER 3-4: Configuration Word 2H (30 0003h): Supervisor

9.0 WINDOWED WATCHDOG TIMER (WWDT)

The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WWDT has the following features:

- Selectable clock source
- Multiple operating modes
 - WWDT is always on
 - WWDT is off when in Sleep
 - WWDT is controlled by software
 - WWDT is always off
- Configurable time-out period is from 1 ms to 256s (nominal)
- Configurable window size from 12.5% to 100% of the time-out period
- Multiple Reset conditions

10.2.3 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

10.2.3.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 10-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 10-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF CALL	OFFSET, TABLE	W
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	

10.2.3.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 11.1.1 "Table Reads and Table Writes".

© 2015-2017 Microchip Technology Inc.

REGISTER 11-5: NVMDAT: DATA EEPROM MEMORY DATA

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
	NVMDAT<7:0>									
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit,			mented bit, read	d as '0'						
x = Bit is unkn	own	'0' = Bit is clea	ared	'1' = Bit is set	t					
-n = Value at F	POR									

bit 7-0 **NVMDAT<7:0>:** The value of the data memory word returned from NVMADR after a Read command, or the data written by a Write command.

TABLE 11-5: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
NVMCON1	NVMREG<1:0> — FREE WRERR WREN WR RD						145		
NVMCON2				Unloc	k Pattern				146
NVMADRL				NVMA	.DR<7:0>				146
NVMADRH ⁽¹⁾	—	_	_	—	—	—	NVMA	146	
NVMDAT	NVMDAT<7:0>							147	
TBLPTRU	Program Memory Table Pointer (TBLPTR<21:16>)							127*	
TBLPTRH			Program N	lemory Table	e Pointer (TBI	LPTR<15:8>)			127*
TBLPTRL			Program I	Memory Table	e Pointer (TB	SLPTR<7:0>)			127*
TABLAT				TA	BLAT				126*
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	170
PIE7	SCANIE	CRCIE	NVMIE	—	—	—	—	CWG1IE	186
PIR7	SCANIF	CRCIF	NVMIF	_	_	_	_	CWG1IF	178
IPR7	SCANIP	CRCIP	NVMIP	_	_	_	_	CWG1IP	194

Legend: — = unimplemented, read as '0'. Shaded bits are not used during EEPROM access.

*Page provides register information.

Note 1: The NVMADRH register is not implemented on PIC18(L)F26/45/46K40.





PIC18(L)F26/45/46K40



19.1 Register Definitions: Timer1/3/5

Long bit name prefixes for the Timer1/3/5 are shown in Table 20-1. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 19-1:

Peripheral	Bit Name Prefix
Timer1	T1
Timer3	Т3
Timer5	T5

REGISTER 19-1: TxCON: TIMERx CONTROL REGISTER

U-0	U-0	R/W-0/u	R/W-0/u	U-0	R/W-0/u	R/W-0/0	R/W-0/u
—	—	CKPS<1:0>		—	SYNC	RD16	ON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = unchanged

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-4 CKPS<1:0>: Timerx Input Clock Prescale Select bits

- 11 = 1:8 Prescale value
- 10 = 1:4 Prescale value
- 01 = 1:2 Prescale value
- 00 = 1:1 Prescale value
- bit 3 Unimplemented: Read as '0'
- bit 2 SYNC: Timerx External Clock Input Synchronization Control bit TMRxCLK = Fosc/4 or Fosc:
 - This bit is ignored. Timer1 uses the incoming clock as is.

Else:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input with system clock
- bit 1 RD16: 16-Bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer in one 16-bit operation
 - 0 = Enables register read/write of Timer in two 8-bit operations
- bit 0 ON: Timerx On bit
 - 1 = Enables Timerx
 - 0 = Disables Timerx

20.5.2 HARDWARE GATE MODE

The Hardware Gate modes operate the same as the Software Gate mode except the TMRx_ers external signal can also gate the timer. When used with the CCP the gating extends the PWM period. If the timer is stopped when the PWM output is high then the duty cycle is also extended.

When MODE<4:0> = 00001 then the timer is stopped when the external signal is high. When MODE<4:0> = 00010 then the timer is stopped when the external signal is low.

Figure 20-5 illustrates the Hardware Gating mode for MODE<4:0> = 00001 in which a high input level starts the counter.



Rev. 10.000 1988 5/30/2014	
MODE 0b00001	
TMRx_ers	
PRx 5	
$TMRx \left(\begin{array}{c} 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 0 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 1 \\ 2 \\ 2 \\ 3 \\ 4 \\ 5 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2 \\ 1 \\ 2 \\ 2$	
TMRx_postscaled	
PWM Duty 3 Cycle	

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PSYNC	CPOL	CSYNC			MODE<4:0>		
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is s	set	'0' = Bit is clea	ared				
bit 7	PSYNC: Time 1 = TMRx Pr 0 = TMRx Pr	erx Prescaler S rescaler Output rescaler Output	ynchronizatioi is synchroniz is not synchro	n Enable bit ^{(1, 2} ed to Fosc/4 onized to Fosc/4) 4		
bit 6	CPOL: Timer 1 = Falling e 0 = Rising e	x Clock Polarit dge of input clo dge of input clo	y Selection bit ock clocks time ck clocks time	(3) er/prescaler r/prescaler			
bit 5	CSYNC: Time 1 = ON regis 0 = ON regis	erx Clock Sync ster bit is synch ster bit is not sy	hronization Er ronized to TMI nchronized to	nable bit ^(4, 5) R2_clk input TMR2_clk inpu	t		
bit 4-0	MODE<4:0>: See Table 20-	Timerx Contro	I Mode Select ng modes.	ion bits ^(6, 7)			
Note 1:	Setting this bit er	sures that read	ling TMRx will	return a valid o	lata value.		
2:	When this bit is ':	1', Timer2 cann	ot operate in S	Sleep mode.			
3:	CKPOL should n	ot be changed	while ON = 1.				
4:	Setting this bit en	nsures glitch-fre	e operation w	hen the ON is e	enabled or disa	bled.	
5:	When this bit is se	et then the time	operation will	be delayed by t	wo TMRx input	clocks after the	e ON bit is set.
6:	Unless otherwise affecting the value	e indicated, all e of TMRx).	modes start u	upon ON = 1 a	nd stop upon (ON = 0 (stops	occur without
7:	When TMRx = P	Rx, the next clo	ck clears TMF	Rx, regardless o	of the operating	mode.	

REGISTER 20-2: TxHLT: TIMERx HARDWARE LIMIT CONTROL REGISTER

R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
P4TSE	L<1:0>	P3TSEL<1:0>		C2TSEL<1:0>		C1TSE	L<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7-6	 P4TSEL<1:0>: PWM4 Timer Selection bi 11 = PWM4 based on TMR6 10 = PWM4 based on TMR4 01 = PWM4 based on TMR2 00 = Reserved 			S			
bit 5-4	P3TSEL<1:0>: PWM3 Timer Selection bits 11 = PWM3 based on TMR6 10 = PWM3 based on TMR4 01 = PWM3 based on TMR2 00 = Reserved						
bit 3-2	C2TSEL<1:0>: CCP2 Timer Selection bits 11 = CCP2 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode 10 = CCP2 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode 01 = CCP2 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode 00 = Reserved						
bit 1-0	C1TSEL<1:0>: CCP1 Timer Selection bits 11 = CCP1 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode 10 = CCP1 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode 01 = CCP1 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode 00 = Reserved						

REGISTER 22-2: CCPTMRS: CCP TIMERS CONTROL REGISTER

26.8 I²C Mode Operation

All MSSP I²C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I²C devices.

26.8.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

26.8.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I^2C specification.

26.8.3 SDA AND SCL PINS

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

- Note 1: Data is tied to output zero when an I²C mode is enabled.
 - 2: Any device pin can be selected for SDA and SCL functions with the PPS peripheral. These functions are bidirectional. The SDA input is selected with the SSPxDATPPS registers. The SCL input is selected with the SSPxCLKPPS registers. Outputs are selected with the RxyPPS registers. It is the user's responsibility to make the selections so that both the input and the output for each function is on the same pin.

26.8.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 26-2: I²C BUS TERMS

TERM	Description
Transmitter	The device which shifts data out
	onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is out- putting and expected high state.

^{© 2015-2017} Microchip Technology Inc.



26.10.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

Note:	Because queuing of events is not allowed,							
	writing to the lower five bits of SSPxCON2							
	is disabled until the Start condition is							
	complete.							

26.10.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 26-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is

FIGURE 26-26: FIRST START BIT TIMING

the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C specification states that a bus collision cannot occur on a Start.



© 2015-2017 Microchip Technology Inc.

27.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RXx pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. After the ABDOVF bit has been set, the counter continues to count until the fifth rising edge is detected on the RXx pin. Upon detecting the fifth RX edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDxCON register. The RCxIF flag can be subsequently cleared by reading the RCxREG register. The ABDOVF flag of the BAUDxCON register can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDxCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

27.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDxCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 27-7), and asynchronously if the device is in Sleep mode (Figure 27-8). The interrupt condition is cleared by reading the RCxREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

27.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCxREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

31.5.8 CONTINUOUS SAMPLING MODE

Setting the ADCONT bit in the ADCON0 register automatically retriggers a new conversion cycle after updating the ADACC register. That means the ADGO bit is set to generate automatic retriggering, until the device Reset occurs or the A/D Stop-on-interrupt bit (ADSOI in the ADCON3 register) is set (correct logic).

31.5.9 DOUBLE SAMPLE CONVERSION

Double sampling is enabled by setting the ADDSEN bit of the ADCON1 register. When this bit is set, two conversions are required before the module will calculate threshold error (each conversion must still be triggered separately). The first conversion will set the ADMATH bit of the ADSTAT register and update ADACC, but will not calculate ADERR or trigger ADTIF. When the second conversion completes, the first value is transferred to ADPREV (depending on the setting of ADPSIS) and the value of the second conversion is placed into ADRES. Only upon the completion of the second conversion is ADERR calculated and ADTIF triggered (depending on the value of ADCALC).

31.6 Register Definitions: ADC Control

R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	R/W-0/0	U-0	R/W/HC-0
ADON	ADCONT	—	ADCS	—	ADFM	-	ADGO
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cl	eared by hardw	/are	
bit 7	ADON: ADC	Enable bit					
	1 = ADC is er	nabled					
	0 = ADC is di	sabled					
bit 6	ADCONT: AD	DC Continuous	Operation Ena	able bit			
	1 = ADGO is	s retriggered up	on completion	of each conve	ersion trigger u	ntil ADTIF is s	et (if ADSOI is
	0 = ADC is c	leared upon co	moletion of ea	ach conversion	trigger)	
bit 5	Unimplemen	ited: Read as '	0'				
bit 4	ADCS: ADC	Clock Selection	n bit				
	1 = Clock su	pplied from FR	C dedicated o	scillator			
	0 = Clock su	pplied by Fosc	, divided acco	rding to ADCL	K register		
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	ADFM: ADC	results Format	alignment Sel	ection			
	1 = ADRES a	and ADPREV of	lata are right-j	ustified			
	0 = ADRES a	and ADPREV of	lata are left-ju	stified, zero-fille	ed		
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	ADGO: ADC	Conversion Sta	atus bit			· · · · · ·	
	1 = ADC con	iversion cycle	In progress. S		starts an ADC	conversion cy	cie. The bit is
	0 = ADC conv	version comple	ted/not in proc	ress	Sit		
			1	•			

REGISTER 31-1: ADCON0: ADC CONTROL REGISTER 0

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
—	—		ADCS<5:0>						
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	d as '0'			
u = Bit is unchanged x = Bit is unknow			iown	-n/n = Value a	at POR and BC	R/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemer	nted: Read as '	כ'						
bit 5-0	ADCS<5:0>:	ADC Conversi	on Clock Sele	ect bits					
	111111 = F c	osc/128							
	111110 = F c	osc/126							
111101 = Fosc/124									
	•								
	•								
	•								
	000000 = Fo	osc/2							

REGISTER 31-6: ADCLK: ADC CLOCK SELECTION REGISTER

REGISTER 31-7: ADREF: ADC REFERENCE SELECTION REGISTER

U-0	U-0	U-0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—	ADNREF			ADPRE	F<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 bit 4	Unimplemented: Read as '0' ADNREF: ADC Negative Voltage Reference Selection bit 1 = VREF- is connected to external VREF- 0 = VREF- is connected to AVss
bit 3-2	Unimplemented: Read as '0'
bit 1-0	ADPREF: ADC Positive Voltage Reference Selection bits 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module 10 = VREF+ is connected to external VREF+ 01 = Reserved 00 = VREF+ is connected to VDD

PIC18(L)F26/45/46K40

DEC	FSZ	Decremen	nt f, skip if 0)	DCF	SNZ	Decreme	nt f, skip if n	ot 0	
Synt	syntax: DECFSZ f {,d {,a}}		Synt	ax:	DCFSNZ f {,d {,a}}					
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	5		Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		
Oper	Operation: $(f) - 1 \rightarrow des$ skip if result		st, = 0		Oper	Operation:		est, It ≠ 0		
Statu	is Affected:	None			Statu	s Affected:	None			
Enco	oding:	0010	11da ffi	ff ffff	Enco	ding:	0100	11da fff	ff ffff	
Desc	Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details		Desc	Description: The contents of register decremented. If 'd' is '1' placed in W. If 'd' is '1' placed back in register If the result is not '0', tl instruction, which is all discarded and a NOP is instead, making it a 2-4 instruction. If 'a' is '0', the Access I If 'a' is '0', the Access I If 'a' is '1', the BSR is u GPR bank. If 'a' is '0' and the exter set is enabled, this inst in Indexed Literal Offset mode whenever f ≤ 95 tion 35.2.3 "Byte-Oried Oriented Instructions eral Offset Mode" for		the sof register 'f ed. If 'd' is '0', ' V. If 'd' is '1', th k in register 'f' t is not '0', the which is alrea and a NOP is e aking it a 2-cyc the Access Bar the BSR is use and the extend led, this instruct Literal Offset A never $f \le 95$ (51 5; "Byte-Orient nstructions in	ter 'f' are '0', the result is 1', the result is er 'f' (default). the next already fetched, is is executed 2-cycle a Bank is selected. used to select the tended instruction istruction operates iset Addressing 05 (5Fh). See Sec- riented and Bit- ns in Indexed Lit-			
Word	ds:	1					eral Offset	t Mode" for de	tails.	
Cycle	es:	1(2)			Word	ls:	1			
,		Note: 3 cy by a	cles if skip an 2-word instru	d followed action.	Cycle	es:	1(2) Note: 3	cycles if skip a	nd followed	
QC	ycle Activity:				0.0	vele Activity:	by	a 2-woru insti		
	Q1	Q2	Q3	Q4			02	03	04	
	Decode	Read register 'f'	Process Data	destination		Decode	Read	Process	Write to	
lf sk	ip:	regiotor r	Bata	dootination		200000	register 'f'	Data	destination	
	Q1	02	Q3	Q4	lf sk	ip:		•	•	
	No	No	No	No		Q1	Q2	Q3	Q4	
	operation	operation	operation	operation		No	No	No	No	
lf sk	ip and followe	d by 2-word ins	struction:			operation	operation	operation	operation	
	Q1	Q2	Q3	Q4	lfsk	ip and followe	d by 2-word ir	struction:		
	No	No	No	No		Q1	Q2	Q3	Q4	
	operation	operation	operation	operation		No	No	No	No	
	NO	NO	NO	NO		No	No	No	No	
	operation	operation	operation	operation		operation	operation	operation	operation	
<u>Exar</u>	nple:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	Exar	nple:	HERE ZERO NZERO	DCFSNZ TEM : :	1P, 1, 0	
						Before Instruc	tion			
	After Instruction	= Address	(HERE)			TEMP	=	?		
	CNT	= CNT - 1				After Instruction	on			
		= 0; = Address		·)			=	TEMP – 1, 0 [.]		
	If CNT	- ∩uuress ≠ 0;	(CONTINUE	.,		PC	= 0, = Address (ZERO)			
	PC	= Address	6 (HERE + 2	2)		If TEMP PC	≠ =	0; Address (1	NZERO)	

TABLE 37-3: POWE	R-DOWN CURRENT (I	PD) ^(1,2)
------------------	-------------------	----------------------

PIC18LF26/45/46K40					Standard Operating Conditions (unless otherwise stated)					
PIC18F26/45/46K40					Standard Operating Conditions (unless otherwise stated) VREGPM = 1					
Param.	Cumbal	Device Characteristics	Min	Tree	Max. Max.	Max.	Unite		Conditions	
No.	Symbol	Device Characteristics	MIN.	тур.т	+85°C	+125°C	Units	VDD	Note	
D200	IPD	IPD Base	_	0.05	2	9	μΑ	3.0V		
D200	IPD	IPD Base	_	0.4	4	12	μΑ	3.0V		
D200A				20		_	μΑ	3.0V	VREGPM = 0	
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT		0.4	3	10	μΑ	3.0V		
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT	-	0.6	5	13	μA	3.0V		
D202	IPD_SOSC	Secondary Oscillator (SOSC)	_	0.6	5	13	μΑ	3.0V		
D202	IPD_SOSC	Secondary Oscillator (SOSC)		0.8	8.5	15	μΑ	3.0V		
D203	IPD_FVR	FVR		31		—	μΑ	3.0V	FVRCON = 0X81 or 0x84	
D203	IPD_FVR	FVR	_	32		—	μΑ	3.0V	FVRCON = 0X81 or 0x84	
D204	IPD_BOR	Brown-out Reset (BOR)	-	9	14	18	μΑ	3.0V		
D204	IPD_BOR	Brown-out Reset (BOR)		14	19	21	μΑ	3.0V		
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)	-	0.5		—	μΑ	3.0V		
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)		0.7		_	μΑ	3.0V		
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)		31	_	—	μΑ	3.0V		
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)		32		—	μΑ	3.0V		
D207	IPD_ADCA	ADC - Active		250		—	μΑ	3.0V	ADC is converting (4)	
D207	IPD_ADCA	ADC - Active		280		_	μΑ	3.0V	ADC is converting (4)	
D208	IPD_CMP	Comparator	_	25	38	40	μΑ	3.0V		
D208	IPD_CMP	Comparator	_	28	50	60	μΑ	3.0V		

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to Vss.

3: All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.

4: ADC clock source is FRC.

38.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>[X]</u> ⁽²⁾ -	¥	<u>/xx</u>	<u>xxx</u>	Exa	mple	95:					
Device	Tape and Reel Option	Temperature Range	Package	Pattern	a) b)	PIC PDII PIC pack	18F26K40-E/P 301 = Extended temp., P package, QTP pattern #301. 18F45K40-E/SO = Extended temp., SOIC age.					
Device:	PIC18F26K40 PIC18F45K40 PIC18F46K40	, PIC18LF26K40, , PIC18LF45K40, , PIC18LF46K40			c)	раскаде. PIC18F46K40T-I/ML = Tape and reel, Industria temp., QFN package.						
Tape and Reel Option:	Blank = standa T = Tape and I	ard packaging (tube Reel ^{(1),} (2)	e or tray)									
Temperature Range:	E = -40 I = -40	°C to +125°C (E °C to +85°C (I	Extended) ndustrial)		Note	1:	Tape and Reel option is available for ML,					
Package:	ML = 28-1 ML = 44-1 MV = 28-1 MV = 40-1 P = 40-1 PT = 44-1 SO = 28-1 SP = 28-1 SS = 28-1	ead QFN 6x6mm ead QFN 8x8x0.9n ead UQFN 8x8x0.9n ead UQFN 5x5x0.5 ead PDIP ead TQFP (Thin Qi ead SOIC ead SKinny Plastic ead SSOP	nm 5mm uad Flatpack) DIP			2:	MV, PT, SO and SS packages with industrial Temperature Range only. Tape and Reel identifier only appears in catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.					
Pattern:	QTP, SQTP, C (blank otherwis	ode or Special Rec se)	quirements									