



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k40-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Pin Allocation Tables

## TABLE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F26K40)

I/O <sup>(2)</sup>	28-Pin SPDIP, SOIC, SSOP	28-Pin (U)QFN	٩N	Reference	Comparator	Timers	CCP	CWG	ZCD	Interrupt	EUSART	WSQ	MSSP	Pull-up	Basic
RA0	2	27	ANA0		C1IN0- C2IN0-	_	_		—	IOCA0	—	_	_	Y	—
RA1	3	28	ANA1	_	C1IN1- C2IN1-	-	Ι		—	IOCA1	_			Y	—
RA2	4	1	ANA2	DAC1OUT1 Vref- (DAC) Vref- (ADC)	C1IN0+ C2IN0+	_	Ι	—	—	IOCA2	_			Y	_
RA3	5	2	ANA3	VREF+ (DAC) VREF+ (ADC)	C1IN1+	—	Ι	_	—	IOCA3	—	MDCIN1 <sup>(1)</sup>		Y	_
RA4	6	3	ANA4	_	_	T0CKI <sup>(1)</sup>	-	_	_	IOCA4	_	MDCIN2 <sup>(1)</sup>	_	Y	_
RA5	7	4	ANA5	_		_	_			IOCA5	_	MDMIN <sup>(1)</sup>	SS1 <sup>(1)</sup>	Y	_
RA6	10	7	ANA6	_	_	—	—	_	—	IOCA6	—	—	_	Y	CLKOUT OSC2
RA7	9	6	ANA7	_	_	_	—	_	—	IOCA7	—	_	—	Y	OSC1 CLKIN
RB0	21	18	ANB0	_	C2IN1+	—	—	CWG1 <sup>(1)</sup>	ZCDIN	IOCB0 INT0 <sup>(1)</sup>	—	—	SS2 <sup>(1)</sup>	Y	_
RB1	22	19	ANB1	_	C1IN3- C2IN3-	_	_	_	—	IOCB1 INT1 <sup>(1)</sup>	—	—	SCK2 <sup>(1)</sup> SCL2 <sup>(3,4)</sup>	Y	_
RB2	23	20	ANB2	_	—	—	—	—	—	IOCB2 INT2 <sup>(1)</sup>	—	—	SDI2 <sup>(1)</sup> SDA2 <sup>(3,4)</sup>	Y	_
RB3	24	21	ANB3	_	C1IN2- C2IN2-	—	—	—	—	IOCB3	—	_	_	Y	_
RB4	25	22	ANB4		_	T5G <sup>(1)</sup>	—	_	_	IOCB4	_	_		Y	
RB5	26	23	ANB5			T1G <sup>(1)</sup>	_		—	IOCB5	_	_		Y	
RB6	27	24	ANB6	—	_	—	_	_	—	IOCB6	CK2 <sup>(1)</sup>	_	_	Y	ICSPCLK
RB7	28	25	ANB7	DAC1OUT2	_	T6AIN <sup>(1)</sup>		_	—	IOCB7	RX2/DT2 <sup>(1)</sup>	_		Y	ICSPDAT

PIC18(L)F26/45/46K40

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers (Register 17-1).

2: All pin outputs default to PORT latch data. Any pin can be selected as a peripheral digital output with the PPS output selection registers.

**3:** These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for 1<sup>2</sup>C logic levels; The SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the 1<sup>2</sup>C specific or SMBus input buffer thresholds.

# **Table of Contents**

1.0	Device Overview	
2.0	Guidelines for Getting Started with PIC18(L)F27/47K40 Microcontrollers	
3.0	Device Configuration	
40	Oscillator Module (with Fail-Safe Clock Monitor)	34
5.0	Reference Clock Output Module	
6.0	Power-Saving Operation Modes	58
7.0	Peripheral Module Disable (PMD)	67
8.0	Resets	
9.0	Windowed Watchdog Timer (WWDT)	
10.0	Memory Organization	
11.0	Nonvolatile Memory (NVM) Control	
12.0	8x8 Hardware Multiplier.	
13.0	Cyclic Redundancy Check (CRC) Module with Memory Scanner	
14.0	Interrupts	
15.0	I/O Ports	
16.0	Interrupt-on-Change	209
17.0	Peripheral Pin Select (PPS) Module	
18.0	Timer() Module	
19.0	Timer1/3/5 Module with Gate Control	
20.0	Timer2/4/6 Module	
21.0	Capture/Compare/PWM Module	
22.0	Pulse-Width Modulation (PWM)	
23.0	Zero-Cross Detection (ZCD) Module.	
24.0	Complementary Waveform Generator (CWG) Module	
25.0	Data Signal Modulator (DSM) Module	
26.0	Master Synchronous Serial Port Module	
27.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
28.0	Fixed Voltage Reference (FVR)	
29.0	Temperature Indicator Module	
30.0	5-Bit Digital-to-Analog Converter (DAC) Module	
31.0	Analog-to-Digital Converter with Computation (ADC2) Module	
32.0	Comparator Module	
33.0	High/Low-Voltage Detect (HLVD)	
34.0	In-Circuit Serial Programming™ (ICSP™)	
35.0	Instruction Set Summary	
36.0	Development Support	535
37.0	Electrical Specifications	539
38.0	DC and AC Characteristics Graphs and Tables	
39.0	Packaging Information	570
Appe	endix A: Revision History	594
Appe	endix B: Device Differences	595
The I	Microchip Website	596
Cust	omer Change Notification Service	596
Cust	omer Support	596
Prod	luct Identification System	597

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0					
	—	—	—	—		_	DSMMD					
bit 7	bit 7 bit 0											
Legend:												
R = Readable	e bit	W = Writable I	bit	U = Unimplemented bit, read as '0'								
u = Bit is unchanged x = Bit is unknown			own	-n/n = Value at POR and BOR/Value at all other Resets								
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition								

# REGISTER 7-6: PMD5: PMD CONTROL REGISTER 5

bit 7-1	Unimplemented: Read as '0'

bit 0 DSMMD: Disable Data Signal Modulator bit

1 = DSM module disabled

0 = DSM module enabled

### TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH PMD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
PMD0	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD	68
PMD1	—	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	69
PMD2	_	DACMD	ADCMD			CMP2MD	CMP1MD	ZCDMD	70
PMD3	—	_	_	_	PWM4MD	PWM3MD	CCP2MD	CCP1MD	71
PMD4	UART2MD	UART1MD	MSSP2MD	MSSP1MD	_	—	_	CWG1MD	72
PMD5			-			—		DSMMD	73

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the PMD.

#### 10.2 **Register Definitions: Stack Pointer**

REGISTER 10	J-1: SIKP	IR: STACK		EGISTER				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_			STKPTR<4:0	>		
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplemented C = Clearable only b				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 STKPTR<4:0>: Stack Pointer Location bits

#### STACK OVERFLOW AND 10.2.1 UNDERFLOW RESETS

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a Full or Underflow condition will set the appropriate STKOVF or STKUNF bit and then cause a device Reset. When STVREN is cleared, a Full or Underflow condition will set the appropriate STKOVF or STKUNF bit but not cause a device Reset. The STKOVF or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 10.2.2 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 10-1 shows a source code example that uses the fast register stack during a subroutine call and return.

#### EXAMPLE 10-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
• SUB1 •	
RETURN, FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

# 14.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable and priority bits.

# 14.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are eight Peripheral Interrupt Request Flag registers (PIR0, PIR1, PIR2, PIR3, PIR4, PIR5, PIR6 and PIR7).

# 14.6 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are eight Peripheral Interrupt Enable registers (PIE0, PIE1, PIE2, PIE3, PIE4, PIE5, PIE6 and PIE7). When IPEN = 0, the PEIE/GIEL bit must be set to enable any of these peripheral interrupts.

# 14.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are eight Peripheral Interrupt Priority registers (IPR0, IPR1, IPR2, IPR3, IPR4 and IPR5, IPR6 and IPR7). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
	—	TMR0IP	IOCIP	_	INT2IP	INT1IP	INT0IP
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, reac	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5	TMR0IP: Time	er0 Interrupt Pr	riority bit				
	1 = High prio	rity					
	0 = Low prior	ity					
bit 4	IOCIP: Interru	ipt-on-Change	Priority bit				
	1 = High prior	rity					
h:+ 0	0 = Low prior	ity ta da Da a di a a (	o'				
DIT 3	Unimplemen	ted: Read as 1	0				
bit 2	INT2IP: Exter	nal Interrupt 2	Priority bit				
	1 = High prio	rity					
	0 = Low prior	ity					
bit 1	INT1IP: Exter	nal Interrupt 1	Priority bit				
	1 = High prior	rity					
bit 0		nal Interrupt 0	Priority bit				
Sit 0							
	0 = Low prior	ity					
		•					

# REGISTER 14-18: IPR0: PERIPHERAL INTERRUPT PRIORITY REGISTER 0





Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
SSP2SSPPS	—	—	—		SSP2SSPPS<4:0>						
RX2PPS	—	—	—		RX2PPS<4:0>						
TX2PPS	—	—	—		TX2PPS<4:0>						
RxyPPS		_	—		RxyPPS<4:0>						

# TABLE 17-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE (CONTINUED)

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.



٠

•TMR2 clk

# 20.1 Timer2 Operation

**Timer Clock Sources** 

(See Register 20-1)

Timer2 operates in three major modes:

- · Free Running Period
- One-shot
- Monostable

Within each mode there are several options for starting, stopping, and reset. Table 20-1 lists the options.

In all modes, the TMR2 count register is incremented on the rising edge of the clock signal from the programmable prescaler. When TMR2 equals T2PR, a high level is output to the postscaler counter. TMR2 is cleared on the next clock input.

An external signal from hardware can also be configured to gate the timer operation or force a TMR2 count Reset. In Gate modes the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes the TMR2 count is reset on either the level or edge from the external source.

The TMR2 and T2PR registers are both directly readable and writable. The TMR2 register is cleared and the T2PR register initializes to FFh on any device Reset. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- a write to the T2CON register
- any device Reset
- External Reset Source event that resets the timer.

Note:	TMR2	is	not	cleared	when	T2CON	is
	written.						

# 20.1.1 FREE RUNNING PERIOD MODE

The value of TMR2 is compared to that of the Period register, T2PR, on each clock cycle. When the two values match, the comparator resets the value of TMR2 to 00h on the next cycle and increments the output

postscaler counter. When the postscaler count equals the value in the OUTPS<4:0> bits of the TMRxCON1 register then a one clock period wide pulse occurs on the TMR2\_postscaled output, and the postscaler count is cleared.

## 20.1.2 ONE-SHOT MODE

The One-Shot mode is identical to the Free Running Period mode except that the ON bit is cleared and the timer is stopped when TMR2 matches T2PR and will not restart until the T2ON bit is cycled off and on. Postscaler OUTPS<4:0> values other than 0 are meaningless in this mode because the timer is stopped at the first period event and the postscaler is reset when the timer is restarted.

## 20.1.3 MONOSTABLE MODE

Monostable modes are similar to One-Shot modes except that the ON bit is not cleared and the timer can be restarted by an external Reset event.

# 20.2 Timer2 Output

The Timer2 module's primary output is TMR2\_postscaled, which pulses for a single TMR2\_clk period when the postscaler counter matches the value in the OUTPS bits of the TMR2CON register. The T2PR postscaler is incremented each time the TMR2 value matches the T2PR value. This signal can be selected as an input to several other input modules:

- The ADC module, as an Auto-conversion Trigger
- · COG, as an auto-shutdown source

In addition, the Timer2 is also used by the CCP module for pulse generation in PWM mode. Both the actual TMR2 value as well as other internal signals are sent to the CCP module to properly clock both the period and pulse width of the PWM signal. See **Section 21.0 "Capture/Compare/PWM Module"** for more details on setting up Timer2 for use with the CCP, as well as the timing diagrams in **Section 20.5 "Operation Examples"** for examples of how the varying Timer2 modes affect CCP PWM output.

# 20.3 External Reset Sources

In addition to the clock source, the Timer2 also takes in an external Reset source. This external Reset source is selected for Timer2, Timer4 and Timer6 with the T2RST, T4RST and T6RST registers, respectively. This source can control starting and stopping of the timer, as well as resetting the timer, depending on which mode the timer is in. The mode of the timer is controlled by the MODE<4:0> bits of the TMRxHLT register. Edge-Triggered modes require six Timer clock periods between external triggers. Level-Triggered modes require the triggering level to be at least three Timer clock periods long. External triggers are ignored while in Debug Freeze mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	-		INT2EDG	INT1EDG	INT0EDG	170		
PIE4	_	_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	183		
PIR4	_	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	175		
IPR4	_	—	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP	191		
PMD1		TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	69		
PR2			Tir	ner2 Module I	Period Regist	er			244*		
TMR2			Holding F	Register for th	e 8-bit TMR2	Register			244*		
T2CON	ON		CKPS<2:0>	OUTPS<3:0>							
T2CLKCON	_	—	_	_	_		CS<2:0>		264		
T2RST	_	—	_	_		RSEL	.<3:0>		265		
T2HLT	PSYNC	CPOL	CSYNC	MODE<4:0>							
PR4	Timer4 Module Period Register										
TMR4			Holding F	Register for th	e 8-bit TMR4	Register			244*		
T4CON	ON		CKPS<2:0>			OUTP	S<3:0>		262		
T4CLKCON	_	_	_	_	_		CS<2:0>		264		
T4RST	_	—	_	_		RSEL	.<3:0>		265		
T4HLT	PSYNC	CPOL	CSYNC			MODE<4:0>			263		
PR6			Tir	ner6 Module I	Period Regist	er			244*		
TMR6			Holding F	Register for th	e 8-bit TMR6	Register			244*		
T6CON	ON		CKPS<2:0>			OUTP	S<3:0>		262		
T6CLKCON	_	—	_	_	_		CS<2:0>		264		
T6RST	_	_	_	_		RSEL	.<3:0>		265		
T6HLT	PSYNC	CPOL	CSYNC			MODE<4:0>			263		
T2INPPS	—	—	—		Т	2INPPS<4:0	>		216		
T4INPPS	—	—	—		Т	4INPPS<4:0	>		216		
T6INPPS	_	_	_		Т	6INPPS<4:0	>		216		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

Page provides register information.

# PIC18LF26/45/46K40

REGISTER 2	4-5: CWG1	STR <sup>(1)</sup> : CWG	S STEERING	CONTROL F	REGISTER						
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
OVRD	OVRC	OVRB	OVRA	STRD <sup>(2)</sup>	STRC <sup>(2)</sup>	STRB <sup>(2)</sup>	STRA <sup>(2)</sup>				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value :	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set	U	'0' = Bit is cle	ared	g = Value de	a = Value depends on condition						
				1							
bit 7	OVRD: Steeri	ng Data D bit									
bit 6	OVRC: Steeri	ng Data C bit									
bit 5	<b>OVRB:</b> Steering Data B bit										
bit 4	OVRA: Steering Data A bit										
bit 3	STRD: Steering	ng Enable bit [	) <sup>(2)</sup>								
	1 = CWG1D 0	output has the	CWG data inp	ut waveform w	ith polarity conti	ol from POLD	bit				
	0 = CWG1D c	output is assigr	ned to value of	OVRD bit							
bit 2	STRC: Steering	ng Enable bit C	(2)								
	1 = CWG1C o	output has the	CWG data inp	ut waveform w	ith polarity contr	ol from POLC	bit				
	0 = CWG1C c	output is assigr	ned to value of	OVRC bit							
bit 1	STRB: Steering	ng Enable bit E	3(2)								
	1 = CWG1B c	output has the	CWG data inp	ut waveform wi	ith polarity contr	ol from POLB	oit				
	0 = CWG1B c	output is assigr	ned to value of	OVRB bit							
bit 0	STRA: Steering Enable bit A <sup>(2)</sup>										
	1 = CWG1A c	output has the	CWG data inp	ut waveform wi	ith polarity contr	ol from POLA I	oit				
	0 = CWG1A c	output is assigr	ned to value of	OVRA bit							
Note 1: The	bits in this reg	ister apply only	/ when MODE	<2:0> = 00x (F	Register 24-1, St	teering modes)					

**2:** This bit is double-buffered when MODE < 2:0 > = 0.01.

4.

# 26.5.4 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPxCON1<3:0> = 0100).

FIGURE 26-5: SPI DAISY-CHAIN CONNECTION

When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.

When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with  $\overline{SS}$  pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the  $\overline{SS}$ pin is set to VDD.
  - 2: When the SPI is used in Slave mode with CKE set; the user must enable SS pin control.
  - While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.



	<u> </u>										 
- 80% - 80% - 30% = 8	· · · :										:
- (*** ** 0) - (*** - (*** ** 0) - (*** ** 0)	; ; ; ; ; ;			· · ·	· · ·			: ; ;	•	· ; ;	: : : : :
NA ANA ANA ANA ANA ANA ANA ANA ANA ANA	· · · · · ·		5 5 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 9 8 9 8	s s s , , , , , , , , , , , , , , , , ,	<pre> {     c</pre>	: : : : : : : : : :	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	e e s ss s	6 6 8 8 8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9	: : : : :	
\$8%   \$8%		1/5_15357 5 6 ///////////////////////////////////	X	[X_ 68 5 	, <u> </u>	:X; ; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;	7. 398, 7. 	, / , ,		. 68.0 	· · · · · · · · · · · · · · · · · · ·
icent Secoles	: : :	- 283 7 - 4	- - - - - -	· · · · · · · · · · · · · · · · · · ·			- - - - - - - - - - - - - - - - - - -	: : : : : :		20 3. 1	:
SSPAH Informupi Dave	: : :	· : : :	5 5 5 9 9	* * * \$ \$	> > > 4 4	· · · ·	5 5 5 9 9	* * * \$ \$	, , , , , ,	• • • •	
- 728 S 862585 85 S 85258538	• • • •	• • • •	2 2 2 2	5 5 7 7	s s s 	• • • •	2 2 2 2	5 5 7	\$ \$ \$ \$ \$	; //p.	
Verite Claissea detection active		·····			******						









PIC18(L)F26/45/46K4(

# 27.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXxSTA register. The Break character transmission is then initiated by a write to the TXxREG. The value of data written to TXxREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXxSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 27-9 for the timing of the Break character sequence.

### 27.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXxREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXxREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXxREG becomes empty, as indicated by the TXxIF, the next data byte can be written to TXxREG.

# 27.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCxSTA register and the received data as indicated by RCxREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCxIF bit is set
- FERR bit is set
- RCxREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 27.4.3 "Auto-Wake-up on Break"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDxCON register before placing the EUSART in Sleep mode.



# FIGURE 27-9: SEND BREAK CHARACTER SEQUENCE

# 31.5 Computation Operation

The ADC module hardware is equipped with post conversion computation features. These features provide data post-processing functions that can be operated on the ADC conversion result, including digital filtering/averaging and threshold comparison functions.

FIGURE 31-11: COMPUTATIONAL FEATURES SIMPLIFIED BLOCK DIAGRAM



The operation of the ADC computational features is controlled by ADMD <2:0> bits in the ADCON2 register.

The module can be operated in one of five modes:

• **Basic**: This is a legacy mode. In this mode, ADC conversion occurs on single (ADDSEN = 0) or double (ADDSEN = 1) samples. ADIF is set after all the conversion are complete.

• Accumulate: With each trigger, the ADC conversion result is added to accumulator and ADCNT increments. ADIF is set after each conversion. ADTIF is set according to the calculation mode.

• Average: With each trigger, the ADC conversion result is added to the accumulator. When the ADRPT number of samples have been accumulated, a threshold test is performed. Upon the next trigger, the accumulator is cleared. For the subsequent tests, additional ADRPT samples are required to be accumulated.

• **Burst Average**: At the trigger, the accumulator is cleared. The ADC conversion results are then collected repetitively until ADRPT samples are accumulated and finally the threshold is tested.

• Low-Pass Filter (LPF): With each trigger, the ADC conversion result is sent through a filter. When ADRPT samples have occurred, a threshold test is performed. Every trigger after that the ADC conversion result is sent through the filter and another threshold test is performed.

The five modes are summarized in Table 31-3 below.

© 2015-2017 Microchip Technology Inc.

# 31.5.5 BURST AVERAGE MODE

The Burst Average mode (ADMD = 011) acts the same as the Average mode in most respects. The one way it differs is that it continuously retriggers ADC sampling until the ADCNT value is greater than or equal to ADRPT, even if Continuous Sampling mode (see **Section 31.5.8 "Continuous Sampling mode"**) is not enabled. This allows for a threshold comparison on the average of a short burst of ADC samples.

# 31.5.6 LOW-PASS FILTER MODE

The Low-pass Filter mode (ADMD = 100) acts similarly to the Average mode in how it handles samples (accumulates samples until ADCNT value greater than or equal to ADRPT, then triggers threshold comparison), but instead of a simple average, it performs a low-pass filter operation on all of the samples, reducing the effect of high-frequency noise on the average, then performs a threshold comparison on the results. (see Table 31-3 for a more detailed description of the mathematical operation). In this mode, the ADCRS bits determine the cut-off frequency of the low-pass filter (as demonstrated by Table 31-4).

# 31.5.7 THRESHOLD COMPARISON

At the end of each computation:

- The conversion results are latched and held stable at the end-of-conversion.
- The error is calculated based on a difference calculation which is selected by the ADCALC<2:0> bits in the ADCON3 register. The value can be one of the following calculations (see Register 31-4 for more details):
  - The first derivative of single measurements
  - The CVD result in CVD mode
  - The current result vs. a setpoint
  - The current result vs. the filtered/average result
  - The first derivative of the filtered/average value
  - Filtered/average value vs. a setpoint
- The result of the calculation (ADERR) is compared to the upper and lower thresholds, ADUTH<ADUTHH:ADUTHL> and ADLTH<ADLTHH:ADLTHL> registers, to set the ADUTHR and ADLTHR flag bits. The threshold logic is selected by ADTMD<2:0> bits in the ADCON3 register. The threshold trigger option can be one of the following:
  - Never interrupt
  - Error is less than lower threshold
  - Error is greater than or equal to lower threshold
  - Error is between thresholds (inclusive)
  - Error is outside of thresholds
  - Error is less than or equal to upper threshold
  - Error is greater than upper threshold
  - Always interrupt regardless of threshold test results
  - If the threshold condition is met, the threshold interrupt flag ADTIF is set.

Note 1: The threshold tests are signed operations.2: If ADAOV is set, a threshold interrupt is

 If ADAOV is set, a threshold interrupt is signaled.

# TABLE 37-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS (CONTINUED)

Standard Operating Conditions (unless otherwise stated)								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
OS21	F <sub>CY</sub>	Instruction Frequency	—	Fosc/4	_	MHz		
OS22	T <sub>CY</sub>	Instruction Period	62.5	1/F <sub>CY</sub>	_	ns		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note** 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 6.0 "Power-Saving Operation Modes".

3: The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 37.2 "Standard Operating Conditions".

4: LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC mode selections must be used.



FIGURE 37-11: ADC CONVERSION TIMING (ADC CLOCK FROM ADCRC)

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimensior	MIN	NOM	MAX			
Contact Pitch	E	0.65 BSC				
Optional Center Pad Width	W2			4.25		
Optional Center Pad Length	T2			4.25		
Contact Pad Spacing	C1		5.70			
Contact Pad Spacing	C2		5.70			
Contact Pad Width (X28)	X1			0.37		
Contact Pad Length (X28)	Y1			1.00		
Distance Between Pads	G	0.20				

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A