



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45k40-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features	PIC18(L)F26K40	PIC18(L)F45K40	PIC18(L)F46K40				
Program Memory (Bytes)	65536	32768	65536				
Program Memory (Instructions)	32768	16384	32768				
Data Memory (Bytes)	3720	2048	3720				
Data EEPROM Memory (Bytes)	1024	256	1024				
I/O Ports	A,B,C,E ⁽¹⁾	A,B,C,D,E	A,B,C,D,E				
Capture/Compare/PWM Modules (CCP)	2	2	2				
10-Bit Pulse-Width Modulator (PWM)	2	2	2				
10-Bit Analog-to-Digital Module (ADC ²) with Computation Accelerator	4 internal 24 external	4 internal 35 external	4 internal 35 external				
Packages	28-pin SPDIP 28-pin SOIC 28-pin SSOP 28-pin QFN 28-pin UQFN	40-pin PDIP 40-pin UQFN 44-pin QFN 44-pin TQFP	40-pin PDIP 40-pin UQFN 44-pin QFN 44-pin TQFP				
Interrupt Sources		36					
Timers (16-/8-bit)		4/3					
Serial Communications	2 MSSP, 2 EUSART						
Enhanced Complementary Waveform Generator (ECWG)	1						
Zero-Cross Detect (ZCD)	1						
Data Signal Modulator (DSM)		1					
Peripheral Pin Select (PPS)		Yes					
Peripheral Module Disable (PMD)		Yes					
16-bit CRC with NVMSCAN		Yes					
Programmable High/Low-Voltage Detect (HLVD)	Yes						
Programmable Brown-out Reset (BOR)		Yes					
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Overflow, Stack Underflow (PWRT, OST),						
Instruction Set	75 Instructions; 83 with Extended Instruction Set enabled						
Operating Frequency							

TABLE 1-1: DEVICE FEATURES

Note 1: PORTE contains the single RE3 read-only bit.

3.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection, Device ID and Rev ID.

3.1 Configuration Words

There are six Configuration Word bits that allow the user to setup the device with several choices of oscillators, Resets and memory protection options. These are implemented as Configuration Word 1 through Configuration Word 6 at 300000h through 30000Bh.

Note:	The DEBUG bit in Configuration Words is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.



FIGURE 4-1:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR	
EB1h	CWGINPPS	—	—	—		(WGINPPS<4:0	>		01000	
EB0h	CCP2PPS	_	_	_		CCP2PPS<4:0>					
EAFh	CCP1PPS	—	—	—		CCP1PPS<4:0>					
EAEh	ADACTPPS	—	—	—		ADACTPPS<4:0>					
EADh	T6INPPS	—	—	—		T6INPPS<4:0>					
EACh	T4INPPS	—	—	—			T4INPPS<4:0>			10101	
EABh	T2INPPS	—	—	—			T2INPPS<4:0>			10011	
EAAh	T5GPPS	—	—	—			T5GPPS<4:0>			01100	
EA9h	T5CKIPPS	—	—	—			T5CKIPPS<4:0	>		10010	
EA8h	T3GPPS	—	—	—			T3GPPS<4:0>			10000	
EA7h	T3CKIPPS	—	—	—			T3CKIPPS<4:0	>		10000	
EA6h	T1GPPS	—	—	—			T1GPPS<4:0>			01101	
EA5h	T1CKIPPS	—	—	—			T1CKIPPS<4:0	>		10000	
EA4h	T0CKIPPS	—	—	—			TOCKIPPS<4:0	>		00100	
EA3h	INT2PPS	—	—	—			INT2PPS<4:0>			01010	
EA2h	INT1PPS	—	—	—			INT1PPS<4:0>			01001	
EA1h	INTOPPS	—	—	—			INT0PPS<4:0>			01000	
EA0h	PPSLOCK	—	—	—	—	—	—	—	PPSLOCKED	0	
E9Fh	BAUD2CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-00-00	
E9Eh	TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	00000010	
E9Dh	RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	00000000	
E9Ch	SP2BRGH			EUSA	ART2 Baud Rate	e Generator, H	gh Byte			00000000	
E9Bh	SP2BRGL			EUSA	ART2 Baud Rate	e Generator, L	ow Byte			00000000	
E9Ah	TX2REG				EUSART2 Tra	ansmit Registe	r			00000000	
E99h	RC2REG				EUSART2 Re	eceive Register	•			00000000	
E98h	SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	00000000	
E97h	SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	00000000	
E96h	SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	1<3:0>		00000000	
E95h	SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	00000000	
E94h	SSP2MSK				MSK	<7:0>				11111111	
E93h	SSP2ADD				ADD	<7:0>				00000000	
E92h	SSP2BUF				BUF	<7:0>				xxxxxxxx	
E91h	SSP2SSPPS	—	— — — SSPSSPPS<4:0>						00101		
E90h	SSP2DATPPS	—	— — — SSPDATPPS<4:0>						10100		
E8Fh	SSP2CLKPPS	— — — SSPCLKPPS<4:0>						10011			
E8Eh	TX2PPS	TXPPS<4:0>						10110			
E8Dh	RX2PPS	_	_	_			RXPPS<4:0>			10111	
E8Ch					Linimal	emented					
E7Eh					onimpi	ementeu					

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F26/45/46K40 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

2: Not available on PIC18(L)F26K40 (28-pin variants).

3: Not available on PIC18(L)F45K40 devices.

11.1.2 CONTROL REGISTERS

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the following registers:

- NVMCON1 register
- NVMCON2 register
- TABLAT register
- TBLPTR registers

11.1.2.1 NVMCON1 and NVMCON2 Registers

The NVMCON1 register (Register 11-1) is the control register for memory accesses. The NVMCON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading NVMCON2 will read all '0's.

The NVMREG<1:0> control bits determine if the access will be to Data EEPROM Memory locations. PFM locations or User IDs, Configuration bits, Rev ID and Device ID. When NVMREG<1:0> = 00, any subsequent operations will operate on the Data EEPROM Memory. When NVMREG<1:0> = 10, any subsequent operations will operate on the program memory. When NVMREG<1:0> = x1, any subsequent operations will operate on the Data IDS, Rev ID and Device ID.

The FREE bit allows the program memory erase operation. When the FREE bit is set, an erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. This bit is applicable only to the PFM and not to data EEPROM.

When set, the WREN bit will allow a program/erase operation. The WREN bit is cleared on power-up.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is successfully complete.

The WR control bit initiates erase/write cycle operation when the NVMREG<1:0> bits point to the Data EEPROM Memory location, and it initiates a write operation when the NVMREG<1:0> bits point to the PFM location. The WR bit cannot be cleared by firmware; it can only be set by firmware. Then the WR bit is cleared by hardware at the completion of the write operation.

The NVMIF Interrupt Flag bit of the PIR7 register is set when the write is complete. The NVMIF flag stays set until cleared by firmware.

11.1.2.2 TABLAT – Table Latch Register

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

11.1.2.3 TBLPTR – Table Pointer Register

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations on the TBLPTR affect only the low-order 21 bits.

11.1.2.4 Table Pointer Boundaries

TBLPTR is used in reads, writes and erases of the Program Flash Memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see Table 11-3). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 11.1.6 "Writing to Program Flash Memory"**.

Figure 11-3 describes the relevant boundaries of TBLPTR based on Program Flash Memory operations.

REGISTER 11-5: NVMDAT: DATA EEPROM MEMORY DATA

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			NVMD	AT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
x = Bit is unkn	own	'0' = Bit is clea	ared	'1' = Bit is set	t		
-n = Value at F	POR						

bit 7-0 **NVMDAT<7:0>:** The value of the data memory word returned from NVMADR after a Read command, or the data written by a Write command.

TABLE 11-5: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
NVMCON1	NVMRE	G<1:0>	_	FREE	WRERR	WREN	WR	RD	145
NVMCON2	Unlock Pattern								146
NVMADRL		NVMADR<7:0>							146
NVMADRH ⁽¹⁾	—	_	_	—	—	—	NVMA	DR<9:8>	146
NVMDAT	NVMDAT<7:0>							147	
TBLPTRU	Program Memory Table Pointer (TBLPTR<21:16>)							127*	
TBLPTRH	Program Memory Table Pointer (TBLPTR<15:8>)							127*	
TBLPTRL			Program I	Memory Table	e Pointer (TB	SLPTR<7:0>)			127*
TABLAT				TA	BLAT				126*
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	170
PIE7	SCANIE	CRCIE	NVMIE	—	—	—	—	CWG1IE	186
PIR7	SCANIF	CRCIF	NVMIF	_	_	_	_	CWG1IF	178
IPR7	SCANIP	CRCIP	NVMIP	_	_	_	_	CWG1IP	194

Legend: — = unimplemented, read as '0'. Shaded bits are not used during EEPROM access.

*Page provides register information.

Note 1: The NVMADRH register is not implemented on PIC18(L)F26/45/46K40.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
INLVLx7	INLVLx6	INLVLx5	INLVLx4	INLVLx3	INLVLx2	INLVLx1	INLVLx0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				

x = Bit is unknown

REGISTER 15-8: INLVLx: INPUT LEVEL CONTROL REGISTER

'0' = Bit is cleared

bit 7-0

'1' = Bit is set

- INLVLx<7:0>: Input Level Select on Pins Rx<7:0>, respectively
 - 1 = ST input used for port reads and interrupt-on-change
 - 0 = TTL input used for port reads and interrupt-on-change

	Dev	vice								
Name	28 Pins	40/44 Pins	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INLVLA	Х	Х	INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0
INLVLB	Х	Х	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2 ⁽¹⁾	INLVLB1 ⁽¹⁾	INLVLB0
INLVLC	Х	Х	INLVLC7	INLVLC6	INLVLC5	INLVLC4 ⁽¹⁾	INLVLC3 ⁽¹⁾	INLVLC2	INLVLC1	INLVLC0
INLVLD	Х		_	_	—	—	—	—	—	_
		Х	INLVLD7	INLVLD6	INLVLD5	INLVLD4	INLVLD3	INLVLD2	INLVLD1 ⁽¹⁾	INLVLD0 ⁽¹⁾
INLVLE	Х		_	_	_	—	INLVLE3	_	_	
		Х	_	_	_	_	INLVLE3	INLVLE2	INLVLE1	INLVLE0

TABLE 15-9: INPUT LEVEL PORT REGISTERS

-n/n = Value at POR and BOR/Value at all other Resets

Note 1: Pins read the I^2C ST inputs when MSSP inputs select these pins, and I^2C mode is enabled.

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
_	—	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
u = Bit is unchanged x = Bit is unknown				-n/n = Value a	at POR and BO	R/Value at all c	other Resets	
'1' = Bit is set '0' = Bit is cleared				q = Value de	pends on condit	ion		
bit 7-6	Unimplemen	ted Read as '0	3					
bit 5	bit 5 AS5E: CWG Auto-shutdown Source 5 (CMP2 OUT) Enable bit							
	1 = Auto-shu	utdown for CM	P2 OUT is ena	abled				
	0 = Auto-snutdown for CMP2 OUT is disabled							
bit 4	AS4E: CWG	Auto-shutdown	Source 4 (CN	/IP1 OUT) Ena	ble bit			
	1 = Auto-shi0 = Auto-shi	utdown for CM	P1 OUT is dis	abled				
bit 3	AS3E: CWG	Auto-shutdown	Source 3 (TM	/R6 Postscale	d) Enable bit			
	1 = Auto-shi	utdown for TMF	R6 Postscale	d is enabled	(1)			
	0 = Auto-shu	utdown for TMF	R6_Postscaled	d is disabled				
bit 2	AS2E: CWG	Auto-shutdown	Source 2 (TM	IR4_Postscale	ed) Enable bit			
	1 = Auto-shu	utdown for TMF	R4_Postscaled	d is enabled				
	0 = Auto-shu	utdown for TMF	R4_Postscaled	d is disabled				
bit 1	AS1E: CWG	Auto-shutdown	Source 1 (TM	IR2_Postscale	ed) Enable bit			
	1 = Auto-shutdown for TMR2_Postscaled is enabled							
h it 0								
		Auto-snutaown		i selected by C	wGTPPS) Ena	DIE DIT		
	1 = Auto-shi0 = Auto-shi	Itdown for CW	G1PPS Pin is	disabled				

REGISTER 24-7: CWG1AS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_			DBR	<5:0>		
bit 7							bit 0
Legend:							
R = Readable	R = Readable bit		bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set '0' = Bit is cleared			ared	q = Value dep	ends on condit	ion	
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	DBR<5:0>: C	WG Rising Edg	ge Triggered I	Dead-Band Cou	int bits		
	11 1111 =	63-64 CWG clo	ock periods				
	11 1110 =	62-63 CWG clo	ock periods				
	•						
	•						
	•						
	$00 \ 0010 = .$		a periods				
	00 0001 = 1-2 CWG clock periods						
u = Bit is unch '1' = Bit is set bit 7-6 bit 5-0	Unimplemen DBR<5:0>: C 11 1111 = (11 1110 = (00 0010 = 1 00 0001 = (00 0000 = (x = Bit is unkr '0' = Bit is clea ited: Read as 'n WG Rising Edg 63-64 CWG clo 62-63 CWG clock 2-3 CWG clock 1-2 CWG clock 0 CWG clock p	nown ared 0' ge Triggered I ock periods ock periods a periods periods. Dead-	-n/n = Value a q = Value dep Dead-Band Cou	at POR and BO pends on condit unt bits n is bypassed	R/Value at all c	other Reset

REGISTER 24-8: CWG1DBR: CWG RISING DEAD-BAND COUNT REGISTER

REGISTER 24-9: CWG1DBF: CWG FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			DBF	<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'						
bit 5-0	DBF<5:0>: CWG Falling Edge Triggered Dead-Band Count bits						
	11 1111 = 63-64 CWG clock periods						
	11 1110 = 62-63 CWG clock periods						
	•						
	00 0010 = 2-3 CWG clock periods						
	00 0001 = 1-2 CWG clock periods						
	00 0000 = 0 CWG clock periods. Dead-band generation is bypassed.						

25.6 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCON1 register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCON1 register.

25.7 Programmable Modulator Data

The MDBIT of the MDCON0 register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

25.8 Modulated Output Polarity

The modulated output signal provided on the DSM pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON0 register.

25.9 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep. Refer to **Section 6.0 "Power-Saving Operation Modes"** for more details.

25.10 Effects of a Reset

Upon any device Reset, the DSM module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

25.11 Peripheral Module Disable

The DSM module can be completely disabled using the PMD module to achieve maximum power saving. The DSMMD bit of PMD5 (Register 7-6) when set disables the DSM module completely. When enabled again all the registers of the DSM module default to POR status.

26.8.9 ACKNOWLEDGE SEQUENCE

The ninth SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

26.9 I²C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected by the SSPM bits of the SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

26.9.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 26-5) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register affects the address matching process. See **Section 26.9.9** "**SSP Mask Register**" for more information.

26.9.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

26.9.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb's of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCL is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

26.9.2 SLAVE RECEPTION

When the R/W bit of a matching received address byte is clear, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 26-3.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 26.9.6.2 "10-bit Addressing Mode"** for more detail.

© 2015-2017 Microchip Technology Inc.

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

26.10.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

26.10.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

The WCOL bit must be cleared by software before the next transmission.

26.10.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

26.10.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.

- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.

FIGURE 31-9: DIFFERENTIAL CVD WITH GUARD RING OUTPUT WAVEFORM





Precharge Time 1-255 TINST	Acquisition/ Sharing Time 1-255 TINST	1 			(Tradit	Co tional	nversi Timing	on Tim of AD	ne)C Co	nversi	on)		
(Tpre)	(TACQ)	TCY - TAI	TAD1	TAD2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	TAD9	TAD10	TAD11
External and Internal Channels are charged/discharged	External and Internal Channels share charge	Holdin	Conver	b9 sion sta citor Cł	b8 arts HOLD is	b7 discon	b6 inected	b5 I from a	b4 analog	b3 input (i	b2 typicall	b1 y 100 r	b0 ns)
If ADPRE ≠ 0 et GO/DONE bit	If ADACQ ≠ 0	If ADPR If ADAC (Traditic	RE = 0 CQ = 0 onal Op	eration	Start)		On th AADF ADI <u>F</u> GO/D	e follov RES0H <u>bit is</u> s ONE b	wing cy AADF et, bit is cl	ycle: RES0L i eared	is load	ed,	

31.4.5 ADDITIONAL SAMPLE AND HOLD CAPACITANCE

Additional capacitance can be added in parallel with the internal sample and hold capacitor (CHOLD) by using the ADCAP register. This register selects a digitally programmable capacitance which is added to the ADC conversion bus, increasing the effective internal capacitance of the sample and hold capacitor in the ADC module. This is used to improve the match between internal and external capacitance for a better sensing performance. The additional capacitance does not affect analog performance of the ADC because it is not connected during conversion. See Figure 31-11.

31.5 Computation Operation

The ADC module hardware is equipped with post conversion computation features. These features provide data post-processing functions that can be operated on the ADC conversion result, including digital filtering/averaging and threshold comparison functions.

FIGURE 31-11: COMPUTATIONAL FEATURES SIMPLIFIED BLOCK DIAGRAM



The operation of the ADC computational features is controlled by ADMD <2:0> bits in the ADCON2 register.

The module can be operated in one of five modes:

• **Basic**: This is a legacy mode. In this mode, ADC conversion occurs on single (ADDSEN = 0) or double (ADDSEN = 1) samples. ADIF is set after all the conversion are complete.

• Accumulate: With each trigger, the ADC conversion result is added to accumulator and ADCNT increments. ADIF is set after each conversion. ADTIF is set according to the calculation mode.

• Average: With each trigger, the ADC conversion result is added to the accumulator. When the ADRPT number of samples have been accumulated, a threshold test is performed. Upon the next trigger, the accumulator is cleared. For the subsequent tests, additional ADRPT samples are required to be accumulated.

• **Burst Average**: At the trigger, the accumulator is cleared. The ADC conversion results are then collected repetitively until ADRPT samples are accumulated and finally the threshold is tested.

• Low-Pass Filter (LPF): With each trigger, the ADC conversion result is sent through a filter. When ADRPT samples have occurred, a threshold test is performed. Every trigger after that the ADC conversion result is sent through the filter and another threshold test is performed.

The five modes are summarized in Table 31-3 below.

© 2015-2017 Microchip Technology Inc.

33.10 Register Definitions: HLVD Control

Long bit name prefixes for the HLVD peripheral is shown in Table 33-1. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 33-1:

Peripheral	Bit Name Prefix
HLVD	HLVD

REGISTER 33-1: HLVDCON1: LOW-VOLTAGE DETECT CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u		
—	_	_		SEL<3:0>					
bit 7							bit 0		

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = Bit is unchanged		

bit 7-4 Unimplemented: Read as '0'

bit 3-0 SEL<3:0>: High/Low Voltage Detection Limit Selection bits

SEL<3:0>	Typical Voltage
1111	Reserved
1110	4.63V
1101	4.32V
1100	4.12V
1011	3.91V
1010	3.71V
1001	3.60V
1000	3.4V
0111	3.09V
0110	2.88V
0101	2.78V
0100	2.57V
0011	2.47V
0010	2.26V
0001	2.06V
0000	1.85V

PIC18(L)F26/45/46K40

Bit Test File, Skip if Clear		BTFSS	Bit Test File, Skip if Set				
BTFSC f, b {,a}			Syntax:	BTFSS f, b {	{,a}		
$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$		Operands:	s: 0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]				
skip if (f)	= 0		Operation:	skip if (f)	= 1		
None			Status Affected:	None			
1011	bbba ff	ff ffff	Encoding:	1010	bbba fff	f ffff	
If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		Description: If bit 'b' in register 'f instruction is skippe the next instruction current instruction e and a NOP is execu- this a 2-cycle instru- If 'a' is '0', the Acces 'a' is '1', the BSR is GPR bank. If 'a' is '0' and the e set is enabled, this in Indexed Literal O mode whenever f ≤ See Section 35.2.3 Bit-Oriented Instru- Literal Offset Mod		ister 'f' is '1', t skipped. If bit uction fetched ction execution executed instr- instruction. Access Bank 3SR is used to the extended d, this instructi- eral Offset Ad ver f \leq 95 (5Fh 35.2.3 "Byte- Instructions t Mode" for de	rr 'f' is '1', then the next oped. If bit 'b' is '1', then on fetched during the in execution is discarded ecuted instead, making itruction. cess Bank is selected. If is used to select the e extended instruction his instruction operates al Offset Addressing f ≤ 95 (5Fh). 2.3 "Byte-Oriented and structions in Indexed ode" for details.		
1			Words:	1			
1(2) Note: 3 cyc by a	cles if skip and 2-word instruc	followed tion.	Cycles:	1(2) Note: 3 cyc by a :	les if skip and 2-word instruc	followed tion.	
			Q Cycle Activity:				
Q2	Q3	Q4	Q1	Q2	Q3	Q4	
Read	Process	No	Decode	Read	Process	No	
register i	Dala	operation	lf skip [.]	register r	Dala	operation	
Q2	Q3	Q4	Q1	Q2	Q3	Q4	
No	No	No	No	No	No	No	
operation	operation	operation	operation	operation	operation	operation	
by 2-word ins	truction:	_	If skip and followe	ed by 2-word in:	struction:	_	
Q2	Q3	Q4	Q1	Q2	Q3	Q4	
N0 operation	N0 operation	N0 operation	NO	NO	N0 operation	N0 operation	
No	No	No	No	No	No	No	
operation	operation	operation	operation	operation	operation	operation	
HERE BT FALSE : TRUE : ion = add > = 0; = add > = 1; > = 1;	rfsc flag ress (Here) ress (True)	, 1, 0	<u>Example</u> : Before Instru PC After Instruct If FLAG If FLAG	HERE E FALSE : TRUE : ction = add ion <1> = 0; ; = add <1> = 1;	TFSS FLA dress (HERE) dress (FALSH	G, 1, 0	
	Bit Test Fil BTFSC f, b $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f) None 1011 If bit 'b' in reginstruction is the next instruction is the next instruction is the next instruction is this a 2-cycle If 'a' is '0' an set is enable Indexed Lite mode whene See Section Bit-Oriented Literal Offset 1 1(2) Note: 3 cycle by a Q2 Read register 'f' Q2 Read register 'f' Q2 No operation by 2-word ins Q2 No operation No No No No No No No No No No	Bit Test File, Skip if ClaBTFSC f, b {,a} $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f) = 0None1011bbbaff:If bit 'b' in register 'f is '0', tinstruction is skipped. If bitthe next instruction fetchedcurrent instruction executioand a NOP is executed instthis a 2-cycle instruction.If 'a' is '0', the Access Bank'a' is '1', the BSR is used toGPR bank.If 'a' is '0' and the extendedset is enabled, this instructionIndexed Literal Offset Addrmode whenever $f \le 95$ (5FFSee Section 35.2.3 "Byte-Bit-Oriented InstructionsLiteral Offset Mode" for de11(2)Note:3 cycles if skip and by a 2-word instructQ2Q3ReadProcess register 'f'DataQ2Q3NoNoNooperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationn=address (HERE)n=address (TRUE)i>=	Bit Test File, Skip if ClearBTFSC f, b {,a} $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f) = 0None1011bbbaffffIf bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction.If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh).See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode'' for details.11(2)Note:3 cycles if skip and followed by a 2-word instruction.Q2Q3Q4ReadProcessNooperationoperationoperationoperationoperationQ2Q3Q4NoNoNoNooperation<	Bit Test File, Skip if ClearBTFSSBTFSC f, b {a}Syntax: $0 \le f \le 255$ Operands: $0 \le b \le 7$ $a \in [0,1]$ skip if (f b) = 0Operation:NoneStatus Affected:Intruction is skipped. If bit b's is '0', then the next instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (SFh).Description:See Section 55.2 3 "Byte-Oriented and Bit-Oriented Instruction.Words: Cycles:Cycles:1Words:Cycles:Cycles:1(2)OperationQ Cycle Activity:QQ2Q3Q4Q1Note:3 cycles if skip and followed by a 2-word instruction.If skip and followed operationIf skip and followed operationQ2Q3Q4Q1NoNoNo operationNo operationVariationQ2Q3Q4NoNo operationNo operationVariationNo operationNo operationNoNo operationNo operationNoNo operationNo operationNoNo operationNo operationNoNo operationNo operationNoNo operationNo operationNoNo operationNo operationNoNo operationNo operationNoNo operationNo <b< td=""><td>BIT Test File, Skip if ClearBTFSC f, b {a}$0 \le f \le 255$$0 \le h \le 7$$a \in [0,1]$skip if (fcb>) = 0None1011 bbba ffff ffffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1111 bbba ffffffff1111 colssecution fistead, making this a 2-cycle instruction1111 colssecution fistead, making this a 2-cycle instruction operates in indexed Literal Offset Mode" for details.1111 cols1111 cols1112 colscols1112 colscol</td><td>BTFSC f. b. (.a)BTFSC f. b. (.a)$0 \le f \le 255$$0 \le b \le 7$$0 \le f \le 255$$0 \le b \le 7$$0 \le b \ge 7$$a \in [0,1]$skip if (f) = 0NoneDialffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialSecondaI DialOperationI DialDialI DialDialDialDialDialDialI DialDialI DialDialDialDialDialDialDial<</td></b<>	BIT Test File, Skip if ClearBTFSC f, b {a} $0 \le f \le 255$ $0 \le h \le 7$ $a \in [0,1]$ skip if (fcb>) = 0None1011 bbba ffff ffffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1111 bbba ffffffff1111 colssecution fistead, making this a 2-cycle instruction1111 colssecution fistead, making this a 2-cycle instruction operates in indexed Literal Offset Mode" for details.1111 cols1111 cols1112 colscols1112 colscol	BTFSC f. b. (.a)BTFSC f. b. (.a) $0 \le f \le 255$ $0 \le b \le 7$ $0 \le f \le 255$ $0 \le b \le 7$ $0 \le b \ge 7$ $a \in [0,1]$ skip if (f) = 0NoneDialffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialSecondaI DialOperationI DialDialI DialDialDialDialDialDialI DialDialI DialDialDialDialDialDialDial<	

PIC18(L)F26/45/46K40

CPF	SGT	Compare	Compare f with W, skip if f > W					
Synta	ax:	CPFSGT	f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(f) – (W), skip if (f) > (unsigned c	(W) comparison)					
Statu	s Affected:	None						
Enco	ding:	0110	010a fff	ff ffff				
Description: Compares the contents of data men location 'f' to the contents of the W performing an unsigned subtraction If the contents of 'f' are greater than contents of WREG, then the fetche instruction is discarded and a NOP i executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank. If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See S tion 35.2.3 "Byte-Oriented and Bi Oriented Instructions in Indexed eral Offset Mode" for details.								
Word	ls:	1						
Cycle	es:	1(2) Note: 3 cy	cles if skip and	d followed				
00	vcle Activity	by a						
~ 0	Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	NO	INO operation	NO	INO operation				
lf sk	ip and followe	d by 2-word in	struction:	operation				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	nple:	HERE NGREATER GREATER	HERE CPFSGT REG, 0 NGREATER : GREATER :					
	Before Instruc	tion						
	PC	= Ad	dress (HERE)				
	W	= ?						
	After Instructio	on						
	If REG	> W;						
	PC	= Ad	dress (GREAT	FER)				
	PC	≤ W; = Ad	dress (NGREA	ATER)				

SLT	Compare	f with W, s	kip if f < W
ax:	CPFSLT f	{,a}	
ands:	0 ≤ f ≤ 255 a ∈ [0,1]		
ation:	(f) – (W), skip if (f) < ((unsigned c	(W) comparison)	
s Affected:	None		
ding:	0110	000a ff	ff ffff
ription:	Compares t location 'f t performing If the conten contents of instruction i executed in 2-cycle instr If 'a' is '0', tl If 'a' is '1', tl GPR bank.	he contents c o the content an unsigned nts of 'f' are le W, then the f s discarded a stead, makin ruction. he Access Ba ne BSR is use	of data memory s of W by subtraction. ess than the etched and a NOP is g this a ank is selected. ed to select the
ls:	1		
es:	1(2) Note: 3 c by	ycles if skip a a 2-word inst	nd followed ruction.
ycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation
ip:			
Q1	Q2	Q3	Q4
No	No	No	No
ip and followed	d by 2-word in:	struction.	operation
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No operation	No	No	No
Before Instruc PC W After Instructic If REG PC If REG PC	HERE (C NLESS : LESS : tion = Ad = ? on < W; = Ad ≥ W; = Ad	CPFSLT REG	, 1 5)
	SLT ax: ands: ation: s Affected: ding: ription: s: s: ycle Activity: Q1 Decode ip: Q1 No operation ip and followed Q1 No operation ip and followed Q1 No operation No operation ip and followed Q1 No operation ip and followed Q1 No operation ip and followed Q1 No operation ip and followed Q1 No operation ip and followed Q1 No operation ip and followed Q1 No operation ip and followed Q1 No operation	SLTCompareax:CPFSLTfands: $0 \le f \le 255$ $a \in [0,1]$ ation:ation: $(f) - (W)$, skip if $(f) < (f)$ (unsigned compared to the second of the contents of the content of the	SLTCompare f with W, siax:CPFSLT f {.a}ands: $0 \le f \le 255$ a $\in [0,1]$ ation:(f) - (W), skip if (f) < (W) (unsigned comparison)s Affected:Noneding: 0110 $000a$ ffffription:Compares the contents of location 'f' to the content performing an unsigned If the contents of 'f' are location if' to the content performing an unsigned If the contents of W, then the instruction is discarded a executed instead, makin 2-cycle instruction. If 'a' is '1', the BSR is use GPR bank.ls:1es:1(2) Note:Q1Q2Q3Q3DecodeRead register 'f'Q1Q2Q3No No operationNoNo operationip:Q1Q1Q2Q3No No operationNoNo No operationNoNo No operationnple:HERE LESSEffore Instruction W=PC PC=Address (LESS If REG PCW; PC ENo No No PCAddress (LESSIf REG PC PC PCW; PC PC PCAddress PC PCAddress PC PC

PIC18(L)F26/45/46K40

RLN	ICF	Rotate Left f (No Carry)						
Synta	ax:	RLNCF	f {,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Oper	ation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	(f <n>) → dest<n +="" 1="">, (f<7>) → dest<0></n></n>					
Statu	is Affected:	N, Z						
Enco	oding:	0100	01da ff:	ff ffff				
Desc	πρισπ.	nie contei one bit to tl is placed in stored bacl If 'a' is '0', t If 'a' is '0', t GPR bank. If 'a' is '0' a set is enab in Indexed mode when tion 35.2.3 Oriented li eral Offset	The contents of register '1' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
		-	register f	← _				
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	Write to destination				
<u>Exan</u>	nple: Before Instruc	RLNCF	REG, 1,	0				
	After Instructio REG	= 1010 1 on = 0101 0	111					

RRCF	R	otate Ri	gh	t f thro	ug	h Ca	arry
Syntax:	R	RCF f{,	d {,	a}}			
Operands:	0	≤ f ≤ 255					
	d a	∈ [0,1] ∈ [0,1]					
Operation:	(f< (f< (C	$(n>) \rightarrow de$ $(0>) \rightarrow C$ $(0>) \rightarrow dest$	est< , <7>	<n 1="" –="">,</n>			
Status Affected:	C,	, N, Z					
Encoding:		0011	00)da	fff	f	ffff
	or fla If If If G If Se in m tic O	te bit to the ag. If 'd' is 'd' is '1', t gister 'f' ('a' is '0', t 'a' is '0', t 'a' is '0' a t is enable Indexed Indexed ode where on 35.2.3 riented In al Offset	he r '0', he def he he lite we "B nstr M	ight thrc ight thrc result is ault). Access BSR is t the exte this ins ral Offse of ≤ 95 yte-Orio cuctions ode" for	Bar Bar Bar Bar Sende truc et A (5F ente s in	h the s pla iced hk is d to s ed in: tion vddre Fh). s ed an inde tails.	CARRY ced in W. back in selected. select the struction operates essing See Sec- nd Bit- exed Lit-
		► C		regi	ster	f	
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1		Q2		Q3			Q4
Decode	rec	Read		Process Data	6	V der	Vrite to
	10			Dulu		40.	Sunation
Example:	RI	RCF]	REG, 0	, (D	
Before Instruc	tion						
REG	=	1110 C	11	0			
After Instruction	on	0					
REG	=	1110 0	11	0			
W	=	0111 0	01	1			
С	=	0					

TABLE 37-3: POWE	R-DOWN CURRENT (I	PD) ^(1,2)
------------------	-------------------	----------------------

PIC18LF26/45/46K40					Standard Operating Conditions (unless otherwise stated)					
PIC18F26/45/46K40					Standard Operating Conditions (unless otherwise stated) VREGPM = 1					
Param. No.	Symbol	Device Characteristics	Min.	Тур.†	Max. +85°C	Max. +125°C	Units	Conditions		
								VDD	Note	
D200	IPD	IPD Base	_	0.05	2	9	μΑ	3.0V		
D200	IPD	IPD Base	—	0.4	4	12	μΑ	3.0V		
D200A				20		_	μΑ	3.0V	VREGPM = 0	
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT		0.4	3	10	μΑ	3.0V		
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT	-	0.6	5	13	μA	3.0V		
D202	IPD_SOSC	Secondary Oscillator (SOSC)	_	0.6	5	13	μΑ	3.0V		
D202	IPD_SOSC	Secondary Oscillator (SOSC)		0.8	8.5	15	μΑ	3.0V		
D203	IPD_FVR	FVR		31		—	μΑ	3.0V	FVRCON = 0X81 or 0x84	
D203	IPD_FVR	FVR	_	32		—	μΑ	3.0V	FVRCON = 0X81 or 0x84	
D204	IPD_BOR	Brown-out Reset (BOR)	-	9	14	18	μΑ	3.0V		
D204	IPD_BOR	Brown-out Reset (BOR)		14	19	21	μΑ	3.0V		
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)	-	0.5		—	μΑ	3.0V		
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)		0.7		_	μΑ	3.0V		
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)	I	31	_	—	μΑ	3.0V		
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)		32		—	μΑ	3.0V		
D207	IPD_ADCA	ADC - Active		250		—	μΑ	3.0V	ADC is converting (4)	
D207	IPD_ADCA	ADC - Active		280		_	μΑ	3.0V	ADC is converting (4)	
D208	IPD_CMP	Comparator	_	25	38	40	μΑ	3.0V		
D208	IPD_CMP	Comparator	_	28	50	60	μΑ	3.0V		

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to Vss.

3: All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.

4: ADC clock source is FRC.

Example



40-Lead UQFN (5x5x0.5 mm)

