

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45k40-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

10.2 **Register Definitions: Stack Pointer**

REGISTER 10	J-1: SIKP	IR: STACK		EGISTER						
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	—	STKPTR<4:0>							
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit				U = Unimplemented C = Clearable only bit						
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				

bit 7-5 Unimplemented: Read as '0'

bit 4-0 STKPTR<4:0>: Stack Pointer Location bits

STACK OVERFLOW AND 10.2.1 UNDERFLOW RESETS

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a Full or Underflow condition will set the appropriate STKOVF or STKUNF bit and then cause a device Reset. When STVREN is cleared, a Full or Underflow condition will set the appropriate STKOVF or STKUNF bit but not cause a device Reset. The STKOVF or STKUNF bits are cleared by the user software or a Power-on Reset.

10.2.2 FAST REGISTER STACK

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 10-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 10-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
• SUB1 •	
RETURN, FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK



	+ 10. TILO. I									
R/W-0/0	R/W-0/0	R/W-0/0	R-/W0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
RC2IE	TX2IE	RC1IE	TX1IE	BCL2IE	SSP2IE	BCL1IE	SSP1IE			
bit 7							bit 0			
r										
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 7	RC2IE: EUSA	ART2 Receive	nterrupt Enab	ole bit						
	1 = Enabled 0 = Disabled									
bit 6	TX2IE: FUSA	RT2 Transmit	Interrupt Enat	ole bit						
bit o	1 = Enabled									
	0 = Disabled									
bit 5	RC1IE: EUSART1 Receive Interrupt Enable bit									
	1 = Enabled									
	0 = Disabled									
bit 4	TX1IE: EUSA	RT1 Transmit	Interrupt Enat	ole bit						
	1 = Enabled									
h it 0			an Intervent 🗆	achla bit						
DIL 3	1 - Enabled	SP2 Bus Collisi	on interrupt E	nable bit						
	0 = Disabled									
bit 2	SSP2IE: Syne	chronous Seria	I Port 2 Interr	upt Enable bit						
	1 = Enabled									
	0 = Disabled									
bit 1	BCL1IE: MSS	SP1 Bus Collisi	on Interrupt E	nable bit						
	1 = Enabled									
	0 = Disabled									
bit 0	SSP1IE: Synd	chronous Seria	I Port 1 Interr	upt Enable bit						
	1 = Enabled									

REGISTER 14-13: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	
—	—	—	_	_	TMR5GIP	TMR3GIP	TMR1GIP	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-3	Unimplemen	ted: Read as '	כ'					
bit 2	TMR5GIP: TM 1 = High prio 0 = Low prior	/IR5 Gate Inter rity ity	rupt Priority bi	t				
bit 1	Dit 1 TMR3GIP: TMR3 Gate Interrupt Priority bit 1 = High priority 0 = Low priority							
bit 0	TMR1GIP: TM 1 = High prio 0 = Low prior	/IR1 Gate Inter rity ity	rupt Priority bi	t				

REGISTER 14-23: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
SLRx7	SLRx6	SLRx5	SLRx4	SLRx3	SLRx2	SLRx1	SLRx0			
bit 7					•		bit 0			
Legend:										
R = Readable	= Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown						

REGISTER 15-7: SLRCONX: SLEW RATE CONTROL REGISTER

bit 7-0

- SLRx<7:0>: Slew Rate Control on Pins Rx<7:0>, respectively
 - 1 = Port pin slew rate is limited
 - 0 = Port pin slews at maximum rate

	Dev	vice								
Name	28 Pins	40/44 Pins	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SLRCONA	Х	Х	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0
SLRCONB	Х	Х	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0
SLRCONC	Х	Х	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0
SLRCOND	Х				_	_	—	_	_	_
		Х	SLRD7	SLRD6	SLRD5	SLRD4	SLRD3	SLRD2	SLRD1	SLRD0
SLRCONE	Х				_	_	—	—	_	_
		Х	_	_	_	_	_	SLRE2	SLRE1	SLRE0

TABLE 15-8: SLEW RATE CONTROL REGISTERS

-n/n = Value at POR and BOR/Value at all other Resets

26.8.5 START CONDITION

The I^2C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 26-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I²C Specification that states no bus collision can occur on a Start.

26.8.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note: At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

26.8.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 26-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/\overline{W} bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with R/\overline{W} clear in 10-bit mode, a prior match flag is set and maintained until a Stop condition, a high address with R/\overline{W} clear, or high address match fails.

26.8.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.







R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R/HC-0/0	R/HC-0/0				
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	HC = Bit is cl	eared by hardw	are					
u = Bit is unch	anged	x = Bit is unkı	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7	SPEN: Serial	Port Enable bi	t								
	1 = Serial po	rt enabled	d in Posot)								
bit 6											
DILO	1 = Selects 0	bit recention	JIL								
	0 = Selects 8	B-bit reception									
bit 5	SREN: Single	e Receive Enat	ole bit								
	Asynchronou	<u>s mode</u> :									
	Don't care										
	<u>Synchronous</u>	Synchronous mode – Master:									
	1 = Enables	1 = Enables single receive									
	0 = Disables	single receive	otion is compl	oto							
	Synchronous	mode – Slave		ele.							
	Don't care										
bit 4	CREN: Contin	nuous Receive	Enable bit								
	Asynchronou	<u>s mode</u> :									
	1 = Enables	receiver									
	0 = Disables	receiver									
	Synchronous	<u>mode</u> :	oivo until onol		algorid (CDEN						
	1 = Enables 0 = Disables	continuous rec	eive until enal ceive		Cleared (CREI	1 Overnues SRI	IN)				
bit 3	ADDEN: Add	ress Detect En	able bit								
	Asynchronou	<u>s mode 9-bit (</u> F	RX9 = <u>1)</u> :								
	1 = Enables	address detect	ion, enable in	terrupt and loa	d the receive bu	uffer when RSR	<8> is set				
	0 = Disables	address detec	tion, all bytes	are received a	nd ninth bit can	be used as par	rity bit				
	Asynchronous	<u>s mode 8-bit (F</u>	(X9 = 0):								
hit 2	EERB: Fromi	ng Error bit									
DIL Z	1 = Framino	error (can be u	indated by rea	ading RCyREG	register and reg	ceive next valic	1 hvte)				
	0 = No framin	ng error					l byte)				
bit 1	OERR: Overrun Error bit										
	1 = Overrun error (can be cleared by clearing bit CREN)										
	0 = No overr	un error	-	-							
bit 0	RX9D: Ninth	bit of Received	Data								
	This can be a	ddress/data bi	t or a parity bi	t and must be	calculated by us	er firmware.					

REGISTER 27-2: RCxSTA: RECEIVE STATUS AND CONTROL REGISTER

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fosc	: = 32.00	0 MHz	Foso	Fosc = 20.000 MHz		Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

TABLE 27-5: SAMPLE BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD	Fos	c = 8.000	0 MHz	z Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	_

31.5.1 DIGITAL FILTER/AVERAGE

The digital filter/average module consists of an accumulator with data feedback options, and control logic to determine when threshold tests need to be applied. The accumulator is a 16-bit wide register which can be accessed through the ADACCH:ADACCL register pair.

Upon each trigger event (the ADGO bit set or external event trigger), the ADC conversion result is added to the accumulator. If the accumulated value exceeds $2^{(accumulator_width)} = 2^{16} = 65535$, the overflow bit ADAOV in the ADSTAT register is set.

The number of samples to be accumulated is determined by the ADRPT (A/D Repeat Setting) register. Each time a sample is added to the accumulator, the ADCNT register is incremented. Once ADRPT samples are accumulated (ADCNT = ADRPT), an accumulator clear command can be issued by the software by setting the ADACLR bit in the ADCON2 register. Setting the ADACLR bit will also clear the ADAOV (Accumulator overflow) bit in the ADSTAT

register, as well as the ADCNT register. The ADACLR bit is cleared by the hardware when accumulator clearing action is complete.

Note: When ADC is operating from FRC, five FRC clock cycles are required to execute the ADACC clearing operation.

The ADCRS <2:0> bits in the ADCON2 register control the data shift on the accumulator result, which effectively divides the value in accumulator (ADACCH:ADACCL) register pair. For the Accumulate mode of the digital filter, the shift provides a simple scaling operation. For the Average/Burst Average mode, the shift bits are used to determine number of samples for averaging. For the Low-pass Filter mode, the shift is an integral part of the filter, and determines the cut-off frequency of the filter. Table 31-4 shows the -3 dB cut-off frequency in ω T (radians) and the highest signal attenuation obtained by this filter at nyquist frequency (ω T = π).

TABLE 31-4:	LOW-PASS FILTER -3 dB CUT-OFF FREQUENCY

ADCRS	ωT (radians) @ -3 dB Frequency	dB @ F _{nyquist} =1/(2T)
1	0.72	-9.5
2	0.284	-16.9
3	0.134	-23.5
4	0.065	-29.8
5	0.032	-36.0
6	0.016	-42.0
7	0.0078	-48.1

31.5.2 BASIC MODE

Basic mode (ADMD = 000) disables all additional computation features. In this mode, no accumulation occurs but threshold error comparison is performed. Double sampling, Continuous mode, and all CVD features are still available, but no features involving the digital filter/average features are used.

31.5.3 ACCUMULATE MODE

In Accumulate mode (ADMD = 001), after every conversion, the ADC result is added to the ADACC register. The ADACC register is right-shifted by the value of the ADCRS bits in the ADCON2 register. This right-shifted value is copied in to the ADFLT register. The Formatting mode does not affect the right-justification of the ADACC value. Upon each sample, ADCNT is also incremented, incrementing the number of samples accumulated. After each sample and accumulation, the ADACC value has a threshold comparison performed on it (see **Section 31.5.7 "Threshold Comparison**") and the ADTIF interrupt may trigger.

31.5.4 AVERAGE MODE

In Average Mode (ADMD = 010), the ADACC registers accumulate with each ADC sample, much as in Accumulate mode, and the ADCNT register increments with each sample. The ADFLT register is also updated with the right-shifted value of the ADACC register. The value of the ADCRS bits governs the number of right shifts. However, in Average mode, the threshold comparison is performed upon ADCNT being greater than or equal to a user-defined ADRPT value. In this mode when ADRPT = 2^ADCNT, then the final accumulated value will be divided by number of samples, allowing for a threshold comparison operation on the average of all gathered samples.

31.5.5 BURST AVERAGE MODE

The Burst Average mode (ADMD = 011) acts the same as the Average mode in most respects. The one way it differs is that it continuously retriggers ADC sampling until the ADCNT value is greater than or equal to ADRPT, even if Continuous Sampling mode (see **Section 31.5.8 "Continuous Sampling mode"**) is not enabled. This allows for a threshold comparison on the average of a short burst of ADC samples.

31.5.6 LOW-PASS FILTER MODE

The Low-pass Filter mode (ADMD = 100) acts similarly to the Average mode in how it handles samples (accumulates samples until ADCNT value greater than or equal to ADRPT, then triggers threshold comparison), but instead of a simple average, it performs a low-pass filter operation on all of the samples, reducing the effect of high-frequency noise on the average, then performs a threshold comparison on the results. (see Table 31-3 for a more detailed description of the mathematical operation). In this mode, the ADCRS bits determine the cut-off frequency of the low-pass filter (as demonstrated by Table 31-4).

31.5.7 THRESHOLD COMPARISON

At the end of each computation:

- The conversion results are latched and held stable at the end-of-conversion.
- The error is calculated based on a difference calculation which is selected by the ADCALC<2:0> bits in the ADCON3 register. The value can be one of the following calculations (see Register 31-4 for more details):
 - The first derivative of single measurements
 - The CVD result in CVD mode
 - The current result vs. a setpoint
 - The current result vs. the filtered/average result
 - The first derivative of the filtered/average value
 - Filtered/average value vs. a setpoint
- The result of the calculation (ADERR) is compared to the upper and lower thresholds, ADUTH<ADUTHH:ADUTHL> and ADLTH<ADLTHH:ADLTHL> registers, to set the ADUTHR and ADLTHR flag bits. The threshold logic is selected by ADTMD<2:0> bits in the ADCON3 register. The threshold trigger option can be one of the following:
 - Never interrupt
 - Error is less than lower threshold
 - Error is greater than or equal to lower threshold
 - Error is between thresholds (inclusive)
 - Error is outside of thresholds
 - Error is less than or equal to upper threshold
 - Error is greater than upper threshold
 - Always interrupt regardless of threshold test results
 - If the threshold condition is met, the threshold interrupt flag ADTIF is set.

Note 1: The threshold tests are signed operations.2: If ADAOV is set, a threshold interrupt is

 If ADAOV is set, a threshold interrupt is signaled.

32.11 CWG1 Auto-Shutdown Source

The output of the comparator module can be used as an auto-shutdown source for the CWG1 module. When the output of the comparator is active and the corresponding WGASxE is enabled, the CWG operation will be suspended immediately (see Section 24.10.1.2 "External Input Source").

32.12 ADC Auto-Trigger Source

The output of the comparator module can be used to trigger an ADC conversion. When the ADACT register is set to trigger on a comparator output, an ADC conversion will trigger when the Comparator output goes high.

32.13 TMR2/4/6 Reset

The output of the comparator module can be used to reset Timer2. When the TxERS register is appropriately set, the timer will reset when the Comparator output goes high.

32.14 Operation in Sleep Mode

The comparator module can operate during Sleep. The comparator clock source is based on the Timer1 clock source. If the Timer1 clock source is either the system clock (FOSC) or the instruction clock (FOSC/4), Timer1 will not operate during Sleep, and synchronized comparator outputs will not operate.

A comparator interrupt will wake the device from Sleep. The CxIE bits of the PIE2 register must be set to enable comparator interrupts.

PIC18(L)F26/45/46K40

SUBLW		S	Subtract W from literal					
Synta	ax:	S	UBLW	(
Oper	ands:	0	≤ k ≤ 258	5				
Oper	ation:	k	$-$ (W) \rightarrow	W				
Statu	is Affected:	Ν	, OV, C,	DC, Z				
Enco	oding:		0000	1000	kkk	k	kkkk	
Desc	cription	V. lit	/ is subtra eral 'k'. T	acted froi he resulf	m the t is pla	8-bi aced	it Lin W.	
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1		Q2	Q3			Q4	
	Decode	F lite	Read eral 'k'	Proce Data	ess a	W	rite to W	
Exan	nple 1:	S	UBLW (2h				
Before Instruction W = 01h C = ? After Instruction W = 01h C = 1; result is positive Z = 0								
Exan	nple <u>2</u> :	S	UBLW (2h				
Before Instruction W = 02h C = ? After Instruction W = 00h C = 1; result is zero Z = 1 N = 0								
<u>Exan</u>	nple 3:	S	UBLW (2h				
	Before Instruc W C After Instructic W C Z N	tion = = on = = =	03h ? FFh ; (; 0 ; r 0 1	2's comp esult is no	lemer egativ	nt) ′e		

SUBWF	Subtract	Subtract W from f					
Syntax:	SUBWF	f {,d {,a}}					
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5					
Operation:	(f) – (W) –	→ dest					
Status Affected:	N, OV, C,	DC, Z					
Encoding:	0101	11da ffi	ff ffff				
Description: Subtract W from register 'f' (2's complement method). If 'd' is '0', result is stored in W. If 'd' is '1', t result is stored back in register 'f (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is u to select the GPR bank. If 'a' is '0' and the extended instru- set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 35.2.3 ''Byte-Oriented and Bit-O ented Instructions in Indexed L Offset Mode'' for details.							
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	l Process Write					
Example 1:	SUBWF	REG, 1, 0					
Before Instruc REG W C After Instructic REG W C Z N	tion = 3 = 2 = ? on = 1 = 2 = 1 ; re = 0 = 0	esult is positive	9				
Example 2:	SUBWF	REG, 0, 0					
Before Instruc REG W C After Instructic REG W C 7	tion = 2 = 2 = ? n = 2 = 0 = 1 ; n = 1	esult is zero					
N	= 0						
Example 3:	SUBWF	REG, 1, 0					
Before Instruc REG W C	tion = 1 = 2 = ?						
After Instructic REG W C Z N	on = FFh;(2 = 2 = 0;re = 0 = 1	's complement	t) re				

PIC18(L)F26/45/46K40

SUBWFB	S	Subtract W from f with Borrow					
Syntax:	S	SUBWFB f {,d {,a}}					
Operands:	0 d a	≤ f ≤ 255 ∈ [0,1] ∈ [0,1]					
Operation:	(f)	– (W) –	$(\overline{C}) \rightarrow de$	st			
Status Affected:		, OV, C, I	DC, Z				
Encoding:	Г	0101	10da	fff	f ffff		
Description:	Si (b) m st f f G f f se in m tid O	Subtract W and the CARRY flag (borrow) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit-					
Words [.]	er 1	al Offse	t Mode" f	or deta	ails.		
Cycles:	1						
Q Cycle Activity							
Q1		Q2	Q	3	Q4		
Decode		Read	Proc	ess	Write to		
	re	gister 'f'	Dat	ta	destination		
Example 1:		SUBWFB	REG, 1	L, O			
Before Instruct REG W	tion = =	19h 0Dh 1	(000 (000	1 100 0 110	1) 1)		
After Instructio REG W C Z	n = = =	0Ch 0Dh 1 0	(000 (000	0 110 0 110	0) 1)		
IN Example 2:	-	U	, resu		silive		
Before Instruct	lion	SUBWFB	REG, U	, 0			
REG W C	= = =	1Bh 1Ah 0	(000 (000	1 101 1 101	1) 0)		
After Instructio REG W	n = =	1Bh 00h 1	(000	1 101	1)		
Z N		1 0	; result is zero		ro		
Example 3:		SUBWFB	REG, 1	L, O			
Before Instruct REG W C	tion = = =	03h 0Eh 1	(000 (000	0 001 0 111	1) 0)		
REG	=	F5h	(111	1 010	1)		
W C	=	0Eh 0	; [2's (000	comp] 0 111	.0)		
Z N	=	1	; resu	lt is ne	gative		

SWAPF	Swap f					
Syntax:	SWAPF 1	f {,d {,a}}				
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	(f<3:0>) → (f<7:4>) →	→ dest<7:4 → dest<3:0	⊧>,)>			
Status Affected:	None					
Encoding:	0011	10da	ffff	ffff		
	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- aral Offset Mode" for details					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		

Gen	QZ	QU	QT
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example:

SWAPF REG, 1, 0

Before Instru	ction	
REG	=	53h
After Instruct	ion	
REG	=	35h



TABLE 37-25:	I ² C BUS DATA	REQUIREMENTS
--------------	---------------------------	--------------

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Symbol	Characte	Characteristic		Max.	Units	Conditions	
SP100*	Тнідн	Clock high time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz	
			SSP module	1.5Tcy	—			
SP101* TLOW Clock		Clock low time	100 kHz mode	4.7	-	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz	
			SSP module	1.5TCY	—			
SP102*	TR	SDA and SCL rise time	100 kHz mode	—	1000	ns		
			400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF	
SP103*	TF	SDA and SCL fall time	100 kHz mode	—	250	ns		
			400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF	
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns		
			400 kHz mode	0	0.9	μS		
SP107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	(Note 2)	
			400 kHz mode	100	—	ns		
SP109*	ΤΑΑ	Output valid from clock	100 kHz mode	—	3500	ns	(Note 1)	
			400 kHz mode	—	—	ns		
SP110*	TBUF	Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission can start	
SP111	Св	Bus capacitive loading		—	400	pF		

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

38.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Z		28		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E 10.30 BSC				
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25 - 0.75			
Foot Length	L	0.40 - 1.27		1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	c 0.18 - 0.33		0.33		
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-156A Sheet 1 of 2

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B