

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf46k40t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

									, (- /						
I/O ⁽²⁾	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	A/D	Reference	Comparator	Timers	ССР	CWG	ZCD	Interrupt	EUSART	MSD	MSSP	Pull-up	Basic
RC2	17	32	36	36	ANC2	—	_	T5CKI ⁽¹⁾	CCP1 ⁽¹⁾	_	_	IOCC2	_	_	—	Y	_
RC3	18	33	37	37	ANC3	-	—	T2AIN ⁽¹⁾	_	—	-	IOCC3	—	_	SCK1 ⁽¹⁾ SCL1 ^(3,4)	Y	—
RC4	23	38	42	42	ANC4	-	-	—	_	_	_	IOCC4	—	_	SDI1 ⁽¹⁾ SDA1 ^(3,4)	—	_
RC5	24	39	43	43	ANC5	_	_	T4AIN ⁽¹⁾	_	_	_	IOCC5	_	-	_	Y	_
RC6	25	40	44	44	ANC6	_	_	_	_		_	IOCC6	CK1 ⁽¹⁾	_	_	Y	_
RC7	26	1	1	1	ANC7	—	_	_	_	—	_	IOCC7	RX1/DT1 ⁽¹⁾	_	—	Y	_
RD0	19	34	38	38	AND0	—	_	—	—	—	_	IOCD0	—	—	—	Y	—
RD1	20	35	39	39	AND1	—	_	_	_	_	_	IOCD1	-	_	—	Y	_
RD2	21	36	40	40	AND2	—	_	_	_	_	_	IOCD2	_	_	—	Y	_
RD3	22	37	41	41	AND3	—	—	_	_	—	_	IOCD3	_		—	Y	_
RD4	27	2	2	2	AND4	—	—	_	_	—	_	IOCD4	—		—	Y	_
RD5	28	3	3	3	AND5	—	—	—	—	_	—	IOCD5	—		—	Y	—
RD6	29	4	4	4	AND6	—	—	_	—	_	—	IOCD6	—		—	Y	—
RD7	30	5	5	5	AND7	—	—	—	—	—	—	IOCD7	—	_	—	Y	—
RE0	8	23	25	25	ANE0	—	—	—	—	—	—	—	—	—	—	Y	—
RE1	9	24	26	26	ANE1	—	—	—	—	—	—	—	—	_	—	Y	—
RE2	10	25	27	27	ANE2	_	_	—	_	—			—	_	_	Y	—
RE3	1	16	18	18	—	—	—	—	—	—	—	IOCE3	—	_	—	Y	VPP/MCLR
Vss	12	6	6	6	-	_	_	—	_	—			—	_	_	_	Vss
VDD	11	7	7	7	—	—	—	—	—	—	—	—	—	_	—	—	Vdd
VDD	32	26	28	28	—	—	—	—	—	—	—	—	—	—	—	—	Vdd
Vss	31	27	30	29	—	—	—	—	—	—	—	—	—	_	—	—	Vss
OUT ⁽²⁾	-	-	ADGRDA ADGRDB	_	C1OUT C2OUT	TMR0	CCP1 CCP2 PWM3 PWM4	CWG1A CWG1B CWG1C CWG1D		_	TX1/ CK1 ⁽³⁾ DT1 ⁽³⁾ TX2/ CK2 ⁽³⁾ DT2 ⁽³⁾	DSM	SDO1 SCK1 SDO2 SCK2	_		OUT ⁽²⁾	_

TABLE 2: 40/44-PIN ALLOCATION TABLE (PIC18(L)F45/46K40) (CONTINUED)

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers (Register 17-1).

2: All pin outputs default to PORT latch data. Any pin can be selected as a peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for I2C logic levels; The SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.

3.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection, Device ID and Rev ID.

3.1 Configuration Words

There are six Configuration Word bits that allow the user to setup the device with several choices of oscillators, Resets and memory protection options. These are implemented as Configuration Word 1 through Configuration Word 6 at 300000h through 30000Bh.

Note:	The DEBUG bit in Configuration Words is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

R/\/_1	_1	R/\/_1	R/\/_1	P/\/_1	R/\\/_1	R/\\/_1				
	0-1						1.0			
XINST	—	DEBUG	SIVREN	PPS1WAY	ZCD	BORV	<1:0>			
bit 7							bit 0			
Laward										
Legena:	h:t		hit		nonted hit rea	d oo '1'				
R = Reauable	Dil blank daviaa	vv = vvritable	DIL	0 = 0 minipier	arad	uas I v = Ditio unkn				
					areu		IOWII			
bit 7 XINST: Extended Instruction Set Enable bit 1 = Extended Instruction Set and Indexed Addressing mode disabled (Legacy mode) 0 = Extended Instruction Set and Indexed Addressing mode enabled										
bit 6	Unimplement	ed: Read as '1	,							
bit 5	DEBUG: Debugger Enable bit 1 = Background debugger disabled 0 = Background debugger enabled									
bit 4	 STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset 									
bit 3	PPS1WAY: PF 1 = The PPS PPSLOC 0 = The PPS executed	PSLOCKED bit BLOCKED bit CK is set, all fut LOCKED bit c	One-Way Se can only be s ure changes t an be set and	t Enable bit set once after to PPS register d cleared as no	an unlocking s s are prevente eeded (provide	sequence is ex d ed an unlocking	ecuted; once sequence is			
bit 2	ZCD : ZCD Dis 1 = ZCD disa 0 = ZCD alwa	able bit abled. ZCD car ays enabled, Z	n be enabled l CDMD bit is i	by setting the Z gnored	CDSEN bit of	ZCDCON				
bit 1-0	BORV<1:0>: Brown-out Reset Voltage Selection bit ⁽¹⁾ PIC18F2x/4xK40 device: 11 = Brown-out Reset Voltage (VBOR) set to 2.45V 10 = Brown-out Reset Voltage (VBOR) set to 2.45V 01 = Brown-out Reset Voltage (VBOR) set to 2.7V 00 = Brown-out Reset Voltage (VBOR) set to 2.85V									
Note 1: The h	PIC18LF2x/4x 11 = Brow 10 = Brow 01 = Brow 00 = Brow	K40 device: wn-out Reset V wn-out Reset V wn-out Reset V wn-out Reset V	'oltage (VBOR 'oltage (VBOR 'oltage (VBOR 'oltage (VBOR) set to 1.90V) set to 2.45V) set to 2.7V) set to 2.85V	2010 16 MHz					

REGISTER 3-4: Configuration Word 2H (30 0003h): Supervisor

	••••••••••••••••••••••••••••••••••••••						
U-1	U-1	U-1	U-1	U-1	U-1	R/W-1	R/W-1
—	_	_	_	_	_	CPD	CP
bit 7							bit 0
Logond:							

REGISTER 3-9: Configuration Word 5L (30 0008h): Code Protection

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '1'
-n = Value for blank device	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '1'
bit 1	CPD: Data NVM Memory Code Protection bit
	1 = Data NVM code protection disabled
	0 = Data NVM code protection enabled
bit 0	CP: User NVM Program Memory Code Protection bit
	 User NVM code protection disabled
	0 = User NVM code protection enabled

REGISTER 3-10: Configuration Word 6L (30 000Ah): Memory Read Protection

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EBTR7 | EBTR6 | EBTR5 | EBTR4 | EBTR3 | EBTR2 | EBTR1 | EBTR0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '1'
-n = Value for blank device	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

EBTR<7:0>: Table Read Protection bits⁽¹⁾

1 = Corresponding Memory Block NOT protected from table reads executed in other blocks

0 = Corresponding Memory Block protected from table reads executed in other blocks

Note 1: Refer to Table 10-2 for details on implementation of the individual EBTR bits.

REGISTER 3-11: Configuration Word 6H (30 000Bh): Memory Read Protection

U-1	U-1	U-1	U-1	U-1	U-1	R/W-1	U-1
_	-	—	_	_	—	EBTRB	_
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '1'
-n = Value for blank device	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Unimplemented: Read as '1'

bit 1 **EBTRB:** Table Read Protection bit

- 1 = Memory Boot Block NOT protected from table reads executed in other blocks
- 0 = Memory Boot Block protected from table reads executed in other blocks
- bit 0 Unimplemented: Read as '1'

4.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

4.1 Overview

The oscillator module has multiple clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 4-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz-crystal resonators and ceramic resonators. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, ECH, ECM, ECL) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The RSTOSC bits of Configuration Word 1 (Register 3-1) determine the type of oscillator that will be used when the device runs after Reset, including when it is first powered up.

If an external clock source is selected, the FEXTOSC bits of Configuration Word 1 must be used in conjunction with the RSTOSC bits to select the External Clock mode.

The external oscillator module can be configured in one of the following clock modes, by setting the FEXTOSC<2:0> bits of Configuration Word 1:

- 1. ECL External Clock Low-Power mode (below 100 kHz)
- 2. ECM External Clock Medium Power mode (100 kHz to 8 MHz)
- 3. ECH External Clock High-Power mode (above 8 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (between 100 kHz and 8 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (above 4 MHz)

The ECH, ECM, and ECL Clock modes rely on an external logic level signal as the device clock source. The LP, XT, and HS Clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The internal oscillator block produces low and high-frequency clock sources, designated LFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 4-1). Multiple device clock frequencies may be derived from these clock sources.

6.0 POWER-SAVING OPERATION MODES

The purpose of the Power-Down modes is to reduce power consumption. There are three Power-Down modes:

- Doze mode
- Sleep mode
- Idle mode

6.1 Doze Mode

Doze mode allows for power saving by reducing CPU operation and program memory (PFM) access, without affecting peripheral operation. Doze mode differs from Sleep mode because the bandgap and system oscillators continue to operate, while only the CPU and PFM are affected. The reduced execution saves power by eliminating unnecessary operations within the CPU and memory.

When the Doze Enable (DOZEN) bit is set (DOZEN = 1), the CPU executes only one instruction cycle out of every N cycles as defined by the DOZE<2:0> bits of the CPUDOZE register. For example, if DOZE<2:0> = 001, the instruction cycle ratio is 1:4. The CPU and memory execute for one instruction cycle and then lay idle for three instruction cycles. During the unused cycles, the peripherals continue to operate at the system clock speed.

6.1.1 DOZE OPERATION

The Doze operation is illustrated in Figure 6-1. For this example:

- Doze enable (DOZEN) bit set (DOZEN = 1)
- DOZE<2:0> = 001 (1:4) ratio
- Recover-on-Interrupt (ROI) bit set (ROI = 1)

As with normal operation, the PFM fetches for the next instruction cycle. The Q-clocks to the peripherals continue throughout.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR		
EB1h	CWGINPPS	—	—	—		(WGINPPS<4:0	>		01000		
EB0h	CCP2PPS	_	_	_			CCP2PPS<4:0	>		10001		
EAFh	CCP1PPS	—	—	—		CCP1PPS<4:0>						
EAEh	ADACTPPS	—	—	—		ŀ	ADACTPPS<4:0	>		01100		
EADh	T6INPPS	—	—	—			T6INPPS<4:0>			01111		
EACh	T4INPPS	—	—	—			T4INPPS<4:0>			10101		
EABh	T2INPPS	—	—	—			T2INPPS<4:0>			10011		
EAAh	T5GPPS	—	—	—			T5GPPS<4:0>			01100		
EA9h	T5CKIPPS	—	—	—			T5CKIPPS<4:0	>		10010		
EA8h	T3GPPS	—	—	—			T3GPPS<4:0>			10000		
EA7h	T3CKIPPS	—	—	—			T3CKIPPS<4:0	>		10000		
EA6h	T1GPPS	—	—	—			T1GPPS<4:0>			01101		
EA5h	T1CKIPPS	—	—	—			T1CKIPPS<4:0	>		10000		
EA4h	T0CKIPPS	—	—	—			TOCKIPPS<4:0	>		00100		
EA3h	INT2PPS	—	—	—			INT2PPS<4:0>			01010		
EA2h	INT1PPS	—	—	—			INT1PPS<4:0>			01001		
EA1h	INTOPPS	—	—	—			INT0PPS<4:0>			01000		
EA0h	PPSLOCK	—	—	—	—	—	—	—	PPSLOCKED	0		
E9Fh	BAUD2CON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-00-00		
E9Eh	TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	00000010		
E9Dh	RC2STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	00000000		
E9Ch	SP2BRGH			EUSA	ART2 Baud Rate	e Generator, H	gh Byte			00000000		
E9Bh	SP2BRGL			EUSA	ART2 Baud Rate	e Generator, L	ow Byte			00000000		
E9Ah	TX2REG				EUSART2 Tra	ansmit Registe	r			00000000		
E99h	RC2REG				EUSART2 Re	eceive Register	•			00000000		
E98h	SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	00000000		
E97h	SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	00000000		
E96h	SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	1<3:0>		00000000		
E95h	SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	00000000		
E94h	SSP2MSK				MSK	<7:0>				11111111		
E93h	SSP2ADD				ADD	<7:0>				00000000		
E92h	SSP2BUF				BUF	<7:0>				xxxxxxxx		
E91h	SSP2SSPPS	—	—			S	SPSSPPS<4:0	>		00101		
E90h	SSP2DATPPS	—	—	—		S	SPDATPPS<4:)>		10100		
E8Fh	SSP2CLKPPS	—	—	—		S	SPCLKPPS<4:)>		10011		
E8Eh	TX2PPS	—	—	—			TXPPS<4:0>			10110		
E8Dh	RX2PPS	_	_	_			RXPPS<4:0>			10111		
E8Ch					Linimal	emented						
E7Eh					onimpi	ementeu						

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F26/45/46K40 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

2: Not available on PIC18(L)F26K40 (28-pin variants).

3: Not available on PIC18(L)F45K40 devices.

21.2 Register Definitions: CCP Control

Long bit name prefixes for the CCP peripherals are shown in Table 21-2. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 21-2:

Peripheral	Bit Name Prefix
CCP1	CCP1
CCP2	CCP2

REGISTER 21-1: CCPxCON: CCPx CONTROL REGISTER

R/W-0/0	U-0	R-x	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
EN	—	OUT	FMT		MODE	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EN: CCP Module Enable bit1 = CCP is enabled0 = CCP is disabled
bit 6	Unimplemented: Read as '0'
bit 5	OUT: CCPx Output Data bit (read-only)
bit 4	FMT: CCPW (pulse-width) Alignment bit <u>MODE = Capture mode:</u> Unused <u>MODE = Compare mode:</u> Unused <u>MODE = PWM mode:</u> 1 = Left-aligned format 0 = Right-aligned format

- **Note 1:** The set and clear operations of the Compare mode are reset by setting MODE = 4 ' b0000 or EN = 0.
 - 2: When MODE = 0001 or 1011, then the timer associated with the CCP module is cleared. TMR1 is the default selection for the CCP module, so it is used for indication purpose only.

24.14 Register Definitions: CWG Control

Long bit name prefixes for the CWG peripheral is shown in Table 24-2. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 24-2:

Peripheral	Bit Name Prefix		
CWG	CWG		

I

REGISTER 24-1: CWG1CON0: CWG CONTROL REGISTER 0

R/W-0/0	R/W/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	LD ⁽¹⁾	—	—	—		MODE<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7	EN: CWG1 Enable bit 1 = Module is enabled 0 = Module is disabled
bit 6	 LD: CWG1 Load Buffers bit⁽¹⁾ 1 = Dead-band count buffers to be loaded on CWG data rising edge, following first falling edge after this bit is set 0 = Buffers remain unchanged
bit 5-3	Unimplemented: Read as '0'
bit 2-0	MODE<2:0>: CWG1 Mode bits 111 = Reserved 110 = Reserved 101 = CWG outputs operate in Push-Pull mode 100 = CWG outputs operate in Half-Bridge mode 011 = CWG outputs operate in Reverse Full-Bridge mode 010 = CWG outputs operate in Forward Full-Bridge mode 001 = CWG outputs operate in Synchronous Steering mode 000 = CWG outputs operate in Asynchronous Steering mode
Note 1: T	his bit can only be set after EN = 1; it cannot be set in the same cycle when EN is set.





PIC18(L)F26/45/46K40

27.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

Note: The PIC18(L)F26/45/46K40 devices have two EUSARTs. Therefore, all information in this section refers to both EUSART 1 and EUSART 2.

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous svstem. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits. serial EEPROMs or other microcontrollers.

These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- · Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 27-1 and Figure 27-2.

FIGURE 27-1: EUSART TRANSMIT BLOCK DIAGRAM



© 2015-2017 Microchip Technology Inc.

27.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RXx pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. After the ABDOVF bit has been set, the counter continues to count until the fifth rising edge is detected on the RXx pin. Upon detecting the fifth RX edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDxCON register. The RCxIF flag can be subsequently cleared by reading the RCxREG register. The ABDOVF flag of the BAUDxCON register can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDxCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

27.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDxCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 27-7), and asynchronously if the device is in Sleep mode (Figure 27-8). The interrupt condition is cleared by reading the RCxREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

27.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCxREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

TABLE 35-2: INSTRUCTION SET

Mnemonic,		Description	Qualas	16-Bit Instruction Word			ord	Status	Nataa
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED O	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f_{s}, f_{d}	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	5 u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	-
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1 ΄	0001	10da	ffff	ffff	Z, N	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

PIC18(L)F26/45/46K40

Bit Test File, Skip if Clear		BTFSS	Bit Test File, Skip if Set				
BTFSC f, b	{,a}		Syntax:	BTFSS f, b {	BTFSS f, b {,a}		
$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]			
skip if (f)	= 0		Operation:	skip if (f) = 1			
None			Status Affected:	None			
1011	bbba ff	ff ffff	Encoding:	1010	bbba fff	f ffff	
1011DDDaIIIIIIIIIf bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction.If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the 		Description:	If bit 'b' in register 'f' is '1', then the instruction is skipped. If bit 'b' is '1', the next instruction fetched during t current instruction execution is disc and a NOP is executed instead, mathis a 2-cycle instruction. If 'a' is '0', the Access Bank is select 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruct set is enabled, this instruction operation in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 35.2.3 "Byte-Oriente Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		hen the next b' is '1', then during the n is discarded ead, making is selected. If select the instruction on operates dressing). Driented and in Indexed etails.		
1			Words:	1			
1(2) Note: 3 cyc by a	cles if skip and 2-word instruc	followed tion.	Cycles:	1(2) Note: 3 cyc by a :	les if skip and 2-word instruc	followed tion.	
			Q Cycle Activity:				
Q2	Q3	Q4	Q1	Q2	Q3	Q4	
Read	Process	No	Decode	Read	Process	No	
register i	Dala	operation	lf skip [.]	register r	Data	operation	
Q2	Q3	Q4	Q1	Q2	Q3	Q4	
No	No	No	No	No	No	No	
operation	operation	operation	operation	operation	operation	operation	
by 2-word ins	truction:	_	If skip and followe	ed by 2-word in:	struction:	_	
Q2	Q3	Q4	Q1	Q2	Q3	Q4	
N0 operation	N0 operation	N0 operation	NO	NO	N0 operation	N0 operation	
No	No	No	No	No	No	No	
operation	operation	operation	operation	operation	operation	operation	
HERE BT FALSE : TRUE : ion = add > = 0; = add > = 1; > = 1;	rfsc flag ress (Here) ress (True)	, 1, 0	<u>Example</u> : Before Instru PC After Instruct If FLAG If FLAG	HERE E FALSE : TRUE : ction = add ion <1> = 0; ; = add <1> = 1;	TFSS FLA dress (HERE) dress (FALSH	G, 1, 0	
	Bit Test Fil BTFSC f, b $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f) None 1011 If bit 'b' in reginstruction is the next instruction is the next instruction is the next instruction is this a 2-cycle If 'a' is '0' an set is enable Indexed Lite mode whene See Section Bit-Oriented Literal Offset 1 1(2) Note: 3 cycle by a Q2 Read register 'f' Q2 Read register 'f' Q2 No operation by 2-word ins Q2 No operation No No No No No No No No No No	Bit Test File, Skip if ClaBTFSC f, b {,a} $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f) = 0None1011bbbaff:If bit 'b' in register 'f is '0', tinstruction is skipped. If bitthe next instruction fetchedcurrent instruction executioand a NOP is executed instthis a 2-cycle instruction.If 'a' is '0', the Access Bank'a' is '1', the BSR is used toGPR bank.If 'a' is '0' and the extendedset is enabled, this instructionIndexed Literal Offset Addrmode whenever $f \le 95$ (5FFSee Section 35.2.3 "Byte-Bit-Oriented InstructionsLiteral Offset Mode" for de11(2)Note:3 cycles if skip and by a 2-word instructQ2Q3ReadProcess register 'f'DataQ2Q3NoNoNooperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationoperationn=address (HERE)n=address (TRUE)i>=	Bit Test File, Skip if ClearBTFSC f, b {,a} $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ skip if (f) = 0None1011bbbaffffIf bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction.If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh).See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode'' for details.11(2)Note:3 cycles if skip and followed by a 2-word instruction.Q2Q3Q4ReadProcessNooperationoperationoperationoperationoperationQ2Q3Q4NoNoNoNooperation<	Bit Test File, Skip if ClearBTFSSBTFSC f, b {a}Syntax: $0 \le f \le 255$ Operands: $0 \le b \le 7$ $a \in [0,1]$ skip if (f b) = 0Operation:NoneStatus Affected:Intruction is skipped. If bit b's is '0', then the next instruction execution is discarded and a NOP is executed instead, making this a 2-cycle instruction extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (SFh).Description:See Section 55.2 3 "Byte-Oriented and Bit-Oriented InstructionsWords: Cycles:Cycles:1Words:Cycles:Cycles:1(2)OperationQ Cycle Activity:QQ2Q3Q4Q1Note:3 cycles if skip and followed by a 2-word instruction.If skip and followed operationIf skip and followed operation02Q3Q4Q1NoNo operationNo operationV2 word instruction:Q2Q3Q4Q2Q3Q4Q1No operationNo operationNo operationV2 word instruction:Q2Q3Q4No operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operationNo operation <td< td=""><td>BIT Test File, Skip if ClearBTFSC f, b {a}$0 \le f \le 255$$0 \le h \le 7$$a \in [0,1]$skip if (fcb>) = 0None1011 bbba ffff ffffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1111 bbba ffffffff1111 colssecution fistead, making this a 2-cycle instruction1111 colssecution fistead, making this a 2-cycle instruction operates in indexed Literal Offset Mode" for details.1111 cols1111 cols1112 colscols1112 colscol</td><td>BTFSC f. b. (.a)BTFSC f. b. (.a)$0 \le f \le 255$$0 \le b \le 7$$0 \le f \le 255$$0 \le b \le 7$$0 \le b \ge 7$$a \in [0,1]$skip if (f) = 0NoneDialffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialSecondaI DialOperationI DialDialI DialDialDialDialDialDialI DialDialI DialDialDialDialDialDialDial<</td></td<>	BIT Test File, Skip if ClearBTFSC f, b {a} $0 \le f \le 255$ $0 \le h \le 7$ $a \in [0,1]$ skip if (fcb>) = 0None1011 bbba ffff ffffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1011 bbba ffff fffffff1111 bbba ffffffff1111 colssecution fistead, making this a 2-cycle instruction1111 colssecution fistead, making this a 2-cycle instruction operates in indexed Literal Offset Mode" for details.1111 cols1111 cols1112 colscols1112 colscol	BTFSC f. b. (.a)BTFSC f. b. (.a) $0 \le f \le 255$ $0 \le b \le 7$ $0 \le f \le 255$ $0 \le b \le 7$ $0 \le b \ge 7$ $a \in [0,1]$ skip if (f) = 0NoneDialffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialbbbaffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialDialffffI DialSecondaI DialOperationI DialDialI DialDialDialDialDialDialI DialDialI DialDialDialDialDialDialDial<	

PIC18(L)F26/45/46K40

DAV	V	Decimal Adjust W Register					
Synt	ax:	D	AW				
Operands:			None				
Operation:		lf (V el: (V	If [W<3:0> > 9] or [DC = 1] then (W<3:0>) + 6 \rightarrow W<3:0>; else (W<3:0>) \rightarrow W<3:0>;				
		lf (V el: (V	[W<7:4> · V<7:4>) + se V<7:4>) +	+ DC > 9 6 + DC DC $\rightarrow V$	9] or [C → W• V<7:4:	C = 1 <7:4×] then > ;
Statu	is Affected:	č	,				
Enco	oding:	Γ	0000	0000	000	00	0111
Description:			DAW adjusts the 8-bit value in W, result- ing from the earlier addition of two vari- ables (each in packed BCD format) and produces a correct packed BCD result.				
Words:		1					
Cycle	es:	1					
QC	sycle Activity:						
	Q1		Q2	Q	3		Q4
	Decode	rec	Read vister W	Proce Dat	ess a		Write W
Exar	nple1:			200			
		DA	AM				
	Before Instruc	tion					
	W C DC	= = =	A5h 0 0				
	After Instruction	n					
W = C = DC =		= = =	05h 1 0				
Before Instruction		tion					
	W C DC	= = =	CEh 0 0				
	After Instructio	n	0.41				
	VV C DC	= = =	34n 1 0				

DECF	Decrement f					
Syntax:	DECF f{,d	l {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Operation:	$(f) - 1 \rightarrow de$	st				
Status Affected:	C, DC, N, C	V, Z				
Encoding:	0000	01da ff:	ff ffff			
Description:	Decrement result is sto result is sto (default). If 'a' is '0', th If 'a' is '1', th GPR bank. If 'a' is '0' an set is enable in Indexed I mode when tion 35.2.3 Oriented Im eral Offset	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit-				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example: DECF CNT, 1, 0						
Before Instruct	ion					
CNT Z	= 01h = 0					
After Instruction	n					
CNT Z	= 00h = 1					

PIC18LF	Standard Operating Conditions (unless otherwise stated)							
PIC18F2								
Param.	0h.a.l			Тур.†	Max.	Units	Conditions	
No.	Symbol		Min.				Vdd	Note
D100	IDD _{XT4}	XT = 4 MHz	—	450	650	μΑ	3.0V	
D100	IDD _{XT4}	XT = 4 MHz	_	550	750	μΑ	3.0V	
D100A	IDD _{XT4}	XT = 4 MHz	—	310	—	μΑ	3.0V	PMD's all 1's
D100A	IDD _{XT4}	XT = 4 MHz	_	410	_	μΑ	3.0V	PMD's all 1's
D101	IDD _{HFO16}	HFINTOSC = 16 MHz	-	1.9	2.6	mA	3.0V	
D101	IDD _{HFO16}	HFINTOSC = 16 MHz		2.0	2.7	mA	3.0V	
D101A	IDD _{HFO16}	HFINTOSC = 16 MHz	_	1.4	-	mA	3.0V	PMD's all 1's
D101A	IDD _{HFO16}	HFINTOSC = 16 MHz	_	1.5	_	mA	3.0V	PMD's all 1's
D102	IDD _{HFOPLL}	HFINTOSC = 64 MHz	-	7.4	9.4	mA	3.0V	
D102	IDD _{HFOPLL}	HFINTOSC = 64 MHz	_	7.5	9.5	mA	3.0V	
D102A	IDD _{HFOPLL}	HFINTOSC = 64 MHz	-	5.2	—	mA	3.0V	PMD's all 1's
D102A	IDD _{HFOPLL}	HFINTOSC = 64 MHz	_	5.3	_	mA	3.0V	PMD's all 1's
D103	IDD _{HSPLL32}	HS+PLL = 64 MHz	_	6.9	8.9	mA	3.0V	
D103	IDD _{HSPLL32}	HS+PLL = 64 MHz	_	7.0	9.0	mA	3.0V	
D103A	IDD _{HSPLL32}	HS+PLL = 64 MHz	_	4.9	_	mA	3.0V	PMD's all 1's
D103A	IDD _{HSPLL32}	HS+PLL = 64 MHz	_	5.0	_	mA	3.0V	PMD's all 1's
D104	IDD _{IDLE}	IDLE mode, HFINTOSC = 16 MHz	—	1.05	—	mA	3.0V	
D104	IDDIDLE	IDLE mode, HFINTOSC = 16 MHz	—	1.15	—	mA	3.0V	
D105	IDD _{DOZE} (3)	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	_	1.1	_	mA	3.0V	
D105	IDD _{DOZE} ⁽³⁾	DOZE mode, HFINTOSC = 16 MHz, Doze Ratio = 16	_	1.2	_	mA	3.0V	

TABLE 37-2: SUPPLY CURRENT (IDD)^(1,2,4)

Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from

rail-to-rail; all I/O pins are outputs driven low; $\overline{MCLR} = VDD$; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: $IDD_{DOZE} = [IDD_{IDLE}^{*}(N-1)/N] + IDD_{HFO} 16/N$ where N = DOZE Ratio (Register 6-2).

4: PMD bits are all in the default state, no modules are disabled.

TABLE 37-3: POWE	R-DOWN CURRENT (PD) ^(1,2)
------------------	------------------	----------------------

PIC18LF26/45/46K40				Standard Operating Conditions (unless otherwise stated)					
PIC18F26/45/46K40				Standard Operating Conditions (unless otherwise stated) VREGPM = 1					
Param.	Symbol	Device Characteristics	Min.	Turn +	Max. +85°C	Max. +125°C	Units	Conditions	
No.				тур.т				VDD	Note
D200	IPD	IPD Base	_	0.05	2	9	μΑ	3.0V	
D200	IPD	IPD Base	—	0.4	4	12	μΑ	3.0V	
D200A				20		_	μΑ	3.0V	VREGPM = 0
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT		0.4	3	10	μA	3.0V	
D201	IPD_WDT	Low-Frequency Internal Oscillator/ WDT	-	0.6	5	13	μA	3.0V	
D202	IPD_SOSC	Secondary Oscillator (SOSC)	_	0.6	5	13	μΑ	3.0V	
D202	IPD_SOSC	Secondary Oscillator (SOSC)		0.8	8.5	15	μΑ	3.0V	
D203	IPD_FVR	FVR		31		—	μΑ	3.0V	FVRCON = 0X81 or 0x84
D203	IPD_FVR	FVR	_	32		—	μΑ	3.0V	FVRCON = 0X81 or 0x84
D204	IPD_BOR	Brown-out Reset (BOR)	-	9	14	18	μΑ	3.0V	
D204	IPD_BOR	Brown-out Reset (BOR)		14	19	21	μΑ	3.0V	
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)	-	0.5		—	μΑ	3.0V	
D205	IPD_LPBOR	Low-Power Brown-out Reset (LPBOR)		0.7		_	μΑ	3.0V	
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)		31	_	—	μΑ	3.0V	
D206	IPD_HLVD	High/Low Voltage Detect (HLVD)		32		—	μΑ	3.0V	
D207	IPD_ADCA	ADC - Active		250		—	μΑ	3.0V	ADC is converting (4)
D207	IPD_ADCA	ADC - Active		280		_	μΑ	3.0V	ADC is converting (4)
D208	IPD_CMP	Comparator	_	25	38	40	μΑ	3.0V	
D208	IPD_CMP	Comparator	_	28	50	60	μΑ	3.0V	

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to Vss.

3: All peripheral currents listed are on a per-peripheral basis if more than one instance of a peripheral is available.

4: ADC clock source is FRC.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length





Microchip Technology Drawing C04-105C Sheet 1 of 2

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES				
Dimensio	n Limits	MIN	NOM	MAX		
Number of Pins	Ν					
Pitch	е	.100 BSC				
Top to Seating Plane	Α	-	-	.250		
Molded Package Thickness	A2	.125	-	.195		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.590	_	.625		
Molded Package Width	E1	.485	_	.580		
Overall Length	D	1.980	-	2.095		
Tip to Seating Plane	L	.115	-	.200		
Lead Thickness	С	.008	-	.015		
Upper Lead Width	b1	.030	-	.070		
Lower Lead Width	b	.014	-	.023		
Overall Row Spacing §	eB	_	_	.700		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

^{© 2015-2017} Microchip Technology Inc.

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]



Microchip Technology Drawing C04-076C Sheet 1 of 2