



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	R32C/100
Core Size	16/32-Bit
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, IEBus, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	82
Program Memory Size	384КВ (384К х 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	40K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f64115dfb-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.1.2 Performance Overview

Tables 1.1 to 1.4 show the performance overview of the R32C/111 Group.

#### Table 1.1 Performance Overview for the 100-pin Package (1/2)

Unit	Function	Explanation
CPU Memory	Central processing unit	<ul> <li>R32C/100 Series CPU Core</li> <li>Basic instructions: 108</li> <li>Minimum instruction execution time: 20 ns (f(CPU) = 50 MHz)</li> <li>Multiplier: 32-bit × 32-bit → 64-bit</li> <li>Multiply-accumulate unit: 32-bit × 32-bit + 64-bit → 64-bit</li> <li>IEEE-754 compatible FPU: Single precision</li> <li>32-bit barrel shifter</li> <li>Operating mode: Single-chip mode, memory expansion mode, microprocessor mode (optional <sup>(1)</sup>)</li> <li>Flash memory: 256 to 512 Kbytes</li> <li>RAM: 32 to 63 Kbytes</li> <li>Data flash: 4 Kbytes × 2 blocks</li> <li>Refer to Table 1.5 for memory size of each product group</li> </ul>
Valtaga		
Voltage Detector	Low voltage detector	Optional <sup>(1)</sup> Low voltage detection interrupt
Clock	Clock generator	<ul> <li>4 circuits (main clock, sub clock, PLL, on-chip oscillator)</li> <li>Oscillation stop detector: Main clock oscillator stop/restart detection</li> <li>Frequency divide circuit: Divide-by-2 to divide-by-24 selectable</li> <li>Low power modes: Wait mode, stop mode</li> </ul>
External Bus Expansion	Bus and memory expansion	Address space: 4 Gbytes (of which up to 64 Mbytes is user accessible)
	o,puncion	<ul> <li>External bus Interface: Support for wait-state insertion, 4 chip select outputs, 3V/5V interface</li> <li>Bus format: Separate bus/Multiplexed bus selectable, data bus width selectable (8/16 bits)</li> </ul>
Interrupts		Interrupt vectors: 261 External interrupt inputs: NMI, INT × 6, key input × 4 Interrupt priority levels: 7
Watchdog Tim	er	15 bits × 1 (selectable input frequency from prescaler output)
DMA	DMAC	<ul> <li>4 channels</li> <li>Cycle-steal transfer mode</li> <li>Request sources: 51</li> <li>2 transfer modes: Single transfer, repeat transfer</li> </ul>
	DMAC II	<ul> <li>Triggered by an interrupt request of any peripheral</li> <li>3 characteristic transfer functions: Immediate data transfer, calculation result transfer, chain transfer</li> </ul>
I/O Ports	Programmable I/O ports	<ul> <li>2 input-only ports</li> <li>82 CMOS I/O ports</li> <li>2 N-channel open drain ports</li> <li>A pull-up resistor is selectable for every 4 input ports</li> </ul>

Note:

1. Contact a Renesas Electronics sales office to use the optional features.








Figure 1.3 R32C/111 Group Block Diagram for the 64-pin Package



	No. LGA	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin
1	A1		P9_4		TB4IN	CTS4/RTS4/SS4		DA1	
2	E4		P9_3		TB3IN			DA0	
3	B1	VDC0							
4	D3		P9_1						
5	C2	VDC1							
6	C1	NSD							
7	D2	CNVSS							
8	D1	XCIN	P8_7						
9	E3	XCOUT	P8_6						
10	E2	RESET							
11	E1	XOUT							
12	F3	VSS							
13	F2	XIN							
14	F1	VCC1							
15	G2		P8_5	NMI					
16	F5		P8_4	ĪNT2					
17	G3		P8_3	ĪNT1					
18	G1		P8_2	<b>INTO</b>					
19	F4		P8_1		TA4IN/U	CTS5/RTS5/SS5	IIO1_5/UD0B/UD1B		
20	H1		P8_0		TA4OUT/U	RXD5/SCL5/STXD5	UD0A/UD1A		
21	H2		P7_7		TA3IN	CLK5	IIO1_4/UD0B/UD1B		
22	G4		P7_6		TA3OUT	TXD5/SDA5/ SRXD5/CTS8/RTS8	IIO1_3/UD0A/UD1A		
23	H3		P7_5		TA2IN/W	RXD8	IIO1_2		
24	J1		P7_4		TA2OUT/W	CLK8	IIO1_1		
25	J2		P7_3		TA1IN/V	CTS2/RTS2/SS2/ TXD8	IIO1_0		
26	K1		P7_2		TA1OUT/V	CLK2			
27	K2		P7_1		TA0IN/ TB5IN	RXD2/SCL2/STXD2	IIO1_7/OUTC2_2/ ISRXD2/IEIN		
28	J3		P7_0		TA0OUT	TXD2/SDA2/SRXD2	IIO1_6/OUTC2_0/ ISTXD2/IEOUT		
29	H4		P6_7			TXD1/SDA1/SRXD1			
30	K3		P6_6			RXD1/SCL1/STXD1			
31	G5		P6_5			CLK1			
32	J4		P6_4			CTS1/RTS1/SS1	OUTC2_1/ISCLK2		
33	K4		P6_3			TXD0/SDA0/SRXD0			1
34	H5		P6_2		TB2IN	RXD0/SCL0/STXD0			1
35	J5		P6_1		TB1IN	CLK0			1
36	K5		P6_0		TB0IN	CTS0/RTS0/SS0			1
37	G6		P5_7			CTS7/RTS7			RDY/CS3
38	H6		P5_6			RXD7			ALE/CS2
39	J6		P5_5			CLK7			HOLD

 Table 1.6
 Pin Characteristics for the 100-pin Package (1/3)






Figure 1.6 Pin Assignment for the 64-pin Package (top view)



### 2.1.8.5 Register Bank Select Flag (B flag)

This flag selects a register bank. It indicates 0 when register bank 0 is selected, and 1 when register bank 1 is selected.

### 2.1.8.6 Overflow Flag (O flag)

This flag becomes 1 when the result of an operation overflows; otherwise it is 0.

### 2.1.8.7 Interrupt Enable Flag (I flag)

This flag enables maskable interrupts. To disable maskable interrupts, set this flag to 0. To enable them, set this flag to 1. When an interrupt is accepted, the flag becomes 0.

### 2.1.8.8 Stack Pointer Select Flag (U flag)

To select the interrupt stack pointer (ISP), set this flag to 0. To select the user stack pointer (USP), set this flag to 1.

It becomes 0 when a hardware interrupt is accepted or when an INT instruction designated by a software interrupt number from 0 to 127 is executed.

### 2.1.8.9 Floating-point Underflow Flag (FU flag)

This flag becomes 1 when an underflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

### 2.1.8.10 Floating-point Overflow Flag (FO flag)

This flag becomes 1 when an overflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

### 2.1.8.11 Processor Interrupt Priority Level (IPL)

The processor interrupt priority level (IPL), consisting of 3 bits, selects a processor interrupt priority level from level 0 to 7. An interrupt is enabled when the interrupt request level is higher than the selected IPL.

When the processor interrupt priority level (IPL) is set to 111b (level 7), all interrupts are disabled.

### 2.1.8.12 Fixed-point Radix Point Designation Bit (DP bit)

This bit designates the radix point. It also specifies which portion of the fixed-point multiplication result to extract. It is used for the MULX instruction.

### 2.1.8.13 Floating-point Rounding Mode (RND)

The 2-bit floating-point rounding mode selects a rounding mode for floating-point calculation results.

### 2.1.8.14 Reserved

Only set this bit to 0. The read value is undefined.



### 3. Memory

Figure 3.1 shows the memory map of the R32C/111 Group.

The R32C/111 Group provides a 4-Gbyte address space from 00000000h to FFFFFFFh.


The internal ROM is mapped from address FFFFFFFh in the inferior direction. For example, the 512-Kbyte internal ROM is mapped from FFF80000h to FFFFFFFh.

The fixed interrupt vector table contains the start address of interrupt handlers and is mapped from FFFFFDCh to FFFFFFFh.

The internal RAM is mapped from address 00000400h in the superior direction. For example, the 63-Kbyte internal RAM is mapped from 00000400h to 0000FFFFh. Besides being used for data storage, the internal RAM functions as a stack(s) for subroutine calls and/or interrupt handlers.

Special function registers (SFRs), which are control registers for peripheral functions, are mapped from 00000000h to 000003FFh, and from 00040000h to 0004FFFFh. Unoccupied SFR locations are reserved, and no access is allowed.

In memory expansion mode or microprocessor mode, some spaces are reserved for internal use and should not be accessed.



RENESAS

Figure 3.1 Memory Map



Table 4.4	SFR List (4)
-----------	--------------

Table 4.4	SFR LIST (4)		
Address	Register	Symbol	Reset Value
	Intelligent I/O Interrupt Enable Register 0	IIO0IE	00h
0000B1h	Intelligent I/O Interrupt Enable Register 1	IIO1IE	00h
0000B2h	Intelligent I/O Interrupt Enable Register 2	IIO2IE	00h
0000B3h	Intelligent I/O Interrupt Enable Register 3	IIO3IE	00h
0000B4h	Intelligent I/O Interrupt Enable Register 4	IIO4IE	00h
0000B5h	Intelligent I/O Interrupt Enable Register 5	IIO5IE	00h
0000B6h	Intelligent I/O Interrupt Enable Register 6	IIO6IE	00h
	Intelligent I/O Interrupt Enable Register 7	IIO7IE	00h
	Intelligent I/O Interrupt Enable Register 8	IIO8IE	00h
	Intelligent I/O Interrupt Enable Register 9	IIO9IE	00h
	Intelligent I/O Interrupt Enable Register 10	IIO10IE	00h
	Intelligent I/O Interrupt Enable Register 11	IIO11IE	00h
0000BCh			
0000BDh			
0000BEh			
0000BFh			
0000DI h			
0000C1h			
0000C2h			
0000C3h			
0000C4h			
0000C4h			
0000C5h			
0000C0h			
0000C7h			
0000C8h			
0000C9h			
0000CBh			
0000CCh			
0000CDh			
0000CEh			
0000CFh			
0000D0h			
0000D1h			
0000D2h			
0000D3h			
0000D4h			
0000D5h			
0000D6h			
0000D7h			
0000D8h			
0000D9h			
0000DAh			
0000DBh			
0000DCh			
	UART7 Transmit Interrupt Control Register	S7TIC	XXXX X000b
0000DEh			
	UART8 Transmit Interrupt Control Register	S8TIC	XXXX X000b
X: Undefine	4		

X: Undefined

Blanks are reserved. No access is allowed.



Address	Register	Symbol	Reset Value
0003E0h			
0003E1h			
0003E2h			
0003E3h			
0003E4h			
0003E5h			
0003E6h			
0003E7h			
0003E8h			
0003E9h			
0003EAh			
0003EBh			
0003ECh			
0003EDh			
0003EEh			
0003EFh			
	Pull-up Control Register 0	PUR0	0000 0000b
0003F1h	Pull-up Control Register 1	PUR1	XXXX 0000b
	Pull-up Control Register 2	PUR2	0000 0000b
	Pull-up Control Register 3	PUR3	XXXX XX00b
0003F4h			
0003F5h			
0003F6h			
0003F7h			
0003F8h			
0003F9h			
0003FAh			
0003FBh			
0003FCh			
0003FDh			
0003FEh			
0003FFh	Port Control Register	PCR	XXXX XXX0b

### Table 4.17 SFR List (17)

X: Undefined

Blanks are reserved. No access is allowed.



### Table 5.12 Electrical Characteristics of Oscillator

( $V_{CC1} = V_{CC2} = 3.0$  to 5.5 V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristics	Measurement		Unit		
Symbol	Characteristics	Condition	Min.	Тур.	Max.	Unit
f <sub>SO(PLL)</sub>	PLL clock self-oscillation frequency		35	55	80	MHz
t <sub>LOCK(PLL)</sub>	PLL lock time <sup>(1)</sup>				1	ms
t <sub>jitter(p-p)</sub>	PLL jitter period (p-p)				2.0	ns
f <sub>(OCO)</sub>	On-chip oscillator frequency		62.5	125	250	kHz

Note:

1. This value is applicable only when the main clock oscillation is stable.

### Table 5.13 Electrical Characteristics of Clock Circuitry

### $(V_{CC1} = V_{CC2} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$

Symbol		Measurement		Unit		
Symbol	Characteristics	Condition	Min.	Тур.	Max.	Onit
t <sub>rec(WAIT)</sub>	Recovery time from wait mode to low power	mode			225	μs
t <sub>rec(STOP)</sub>	Recovery time from stop mode <sup>(1)</sup>				225	μs

Note:

1. The recovery time from stop mode does not include the main clock oscillation stabilization time. The CPU starts operating before the oscillator is stabilized.

t <sub>rec(WAIT)</sub> Recovery time from wait mode to low power mode	Interrupt for exiting wait mode Sub clock oscillator output On-chip oscillator output CPU clock	
t <sub>rec(STOP)</sub> Recovery time from stop mode	Interrupt for exiting stop mode Main clock oscillator output On-chip oscillator output CPU clock	

Figure 5.4 Clock Circuit Timing



## $V_{CC1} = V_{CC2} = 5 V$

# Table 5.16Electrical Characteristics (2/3)<br/>(V<sub>CC1</sub> = V<sub>CC2</sub> = 4.2 to 5.5 V, V<sub>SS</sub> = 0 V, T<sub>a</sub> = T<sub>opr</sub>, and f<sub>(CPU)</sub> = 50 MHz, unless otherwise<br/>noted)

Symbol	Characteristic		Measurement	Value			Unit
Symbol		Characteristic	Condition	Min.	Тур.	Max.	Unit
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	HOLD, RDY, NMI, INTO to INT5, KIO to KI3, TA0IN to TA4IN, TA0OUT to TA4OUT, TB0IN to TB5IN, CTS0 to CTS8, CLK0 to CLK8, RXD0 to RXD8, SCL0 to SCL6, SDA0 to SDA6, SS0 to SS6, SRXD0 to SRXD6, ADTRG, IIO0_0 to IIO0_7, IIO1_0 to IIO1_7, UD0A, UD0B, UD1A, UD1B, ISCLK2, ISRXD2, IEIN <sup>(1)</sup>		0.2		1.0	V
		RESET		0.2		1.8	V
I <sub>IH</sub>	High level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_1, P9_3 to P9_7, P10_0 to P10_7 <sup>(2)</sup>	V <sub>I</sub> = 5 V			5.0	μA
I <sub>IL</sub>	Low level input current	XIN, RESET, CNVSS, NSD, P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_1, P9_3 to P9_7, P10_0 to P10_7 <sup>(2)</sup>	V <sub>I</sub> = 0 V			-5.0	μA
R <sub>PULLUP</sub>	Pull-up resistor	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_1, P9_3 to P9_7, P10_0 to P10_7 <sup>(2)</sup>	V <sub>I</sub> = 0 V	30	50	170	kΩ
R <sub>fXIN</sub>	Feedback resistor	XIN			1.5		MΩ
R <sub>fXCIN</sub>	Feedback resistor	XCIN			15		MΩ

Notes:

1. Pins TB4IN, CTS4, CLK4, RXD4, SCL4, SDA4, SS4, SRXD4, and UART6, and UART7 are available in the 100-pin package only.

2. Ports P0\_4 to P0\_7, P1\_0 to P1\_4, P3\_4 to P3\_7, P4, P5, P9\_1, and P9\_4 to P9\_7 are available in the 100-pin package only.



# $V_{CC1} = V_{CC2} = 5 V$

Timing Requirements ( $V_{CC1} = V_{CC2} = 4.2$  to 5.5 V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic		Value		
Symbol	Characteristic	Min.	Max.	Unit	
t <sub>C(CK)</sub>	CLKi input clock cycle time	200		ns	
t <sub>w(CKH)</sub>	CLKi input high level pulse width	80		ns	
t <sub>w(CKL)</sub>	CLKi input low level pulse width	80		ns	
t <sub>su(D-C)</sub>	RXDi input setup time	80		ns	
t <sub>h(C-D)</sub>	RXDi input hold time	90		ns	

### Table 5.30Serial Interface

### Table 5.31 A/D Trigger Input

Symbol	Characteristic		Value		
Symbol	Characteristic	Min.	Max.	Unit	
t <sub>w(ADH)</sub>	ADTRG input high level pulse width Hardware trigger input high level pulse width	$\frac{3}{\phi_{AD}}$		ns	
t <sub>w(ADL)</sub>	ADTRG input low level pulse width Hardware trigger input high level pulse width	125		ns	

### Table 5.32 External Interrupt INTi Input

Symbol	Characteristic	Value	Unit		
Symbol	Characteristic	Min.	Max.	Unit	
t <sub>w(INH)</sub>	INTi input high level pulse width	Edge sensitive	250		ns
		Level sensitive	t <sub>C(CPU)</sub> + 200		ns
t <sub>w(INL)</sub>	INTi input low level pulse width	Edge sensitive	250		ns
		Level sensitive	t <sub>C(CPU)</sub> + 200		ns

#### Table 5.33 Intelligent I/O

Symbol	Characteristic		Value		
Symbol			Max.	Unit	
t <sub>c(ISCLK2)</sub>	ISCLK2 input clock cycle time	600		ns	
t <sub>w(ISCLK2H)</sub>	ISCLK2 input high level pulse width	270		ns	
t <sub>w(ISCLK2L)</sub>	ISCLK2 input low level pulse width	270		ns	
t <sub>su(RXD-ISCLK2)</sub>	ISRXD2 input setup time	150		ns	
t <sub>h(ISCLK2-RXD)</sub>	ISRXD2 input hold time	100		ns	



### $V_{CC1} = V_{CC2} = 3.3 V$

# Table 5.41A/D Conversion Characteristics ( $V_{CC1} = V_{CC2} = AV_{CC} = V_{REF} = 3.0$ to 3.6 V, $V_{SS} = AV_{SS} = 0$ V, $T_a = T_{opr}$ , and $f_{(BCLK)} = 25$ MHz, unless otherwise noted)

Symbol	Characteristic	Characteristic Measurement Condition		Value			Unit
Symbol	Characteristic			Min.	Тур.	Max.	Unit
	Resolution	V <sub>REF</sub> = V <sub>CC1</sub>	V <sub>REF</sub> = V <sub>CC1</sub>			10	Bits
_	Absolute error	V <sub>REF</sub> = V <sub>CC1</sub> = V <sub>CC2</sub> = 3.3 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, ANEX1 <sup>(1)</sup>			±5	LSB
			External op-amp connection mode			±7	LSB
INL	Integral non-linearity error	V <sub>REF</sub> = V <sub>CC1</sub> = V <sub>CC2</sub> = 3.3 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, ANEX1 <sup>(1)</sup>			±5	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential non- linearity error	$V_{REF} = V_{CC1} = V_{CC2} = 3.3 \text{ V}$				±1	LSB
—	Offset error					±3	LSB
	Gain error					±3	LSB
R <sub>LADDER</sub>	Resistor ladder	V <sub>REF</sub> = V <sub>CC1</sub>		4		20	kΩ
t <sub>CONV</sub>	Conversion time (10 bits)	$\phi_{AD}$ = 10 MHz, with sample and hold function		3.3			μs
t <sub>CONV</sub>	Conversion time (8 bits)	$\phi_{AD}$ = 10 MHz, with sample and hold function		2.8			μs
t <sub>SAMP</sub>	Sampling time	φ <sub>AD</sub> = 10 MHz		0.3			μs
V <sub>IA</sub>	Analog input voltage			0		$V_{REF}$	V
ф <sub>AD</sub>	Operating clock	Without sample and hold function		0.25		10	MHz
	frequency	With sample and h	With sample and hold function			10	MHz

Note:

1. Pins AN0\_4 to AN0\_7, ANEX0, and ANEX1 are available in the 100-pin package only.



## $V_{CC1} = V_{CC2} = 3.3 V$

Timing Requirements ( $V_{CC1} = V_{CC2} = 3.0$  to 3.6 V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic		Value		
			Max.	Unit	
t <sub>C(X)</sub>	External clock input period	62.5	250	ns	
t <sub>w(XH)</sub>	External clock input high level pulse width	25		ns	
t <sub>w(XL)</sub>	External clock input low level pulse width	25		ns	
t <sub>r(X)</sub>	External clock input rise time		5	ns	
t <sub>f(X)</sub>	External clock input fall time		5	ns	
t <sub>w</sub> / t <sub>c</sub>	External clock input duty	40	60	%	

### Table 5.43External Clock Input

### Table 5.44 External Bus Timing

Symbol	Characteristic	Va	Unit		
Symbol	Characteristic	Min.	Max.	Unit	
t <sub>su(D-R)</sub>	Data setup time before read	40		ns	
t <sub>h(R-D)</sub>	Data hold time after read	0		ns	
t <sub>dis(R-D)</sub>	Data disable time after read		$0.5 \times t_{c(Base)} + 10$	ns	



### $V_{CC1} = V_{CC2} = 3.3 V$

Switching Characteristics ( $V_{CC1} = V_{CC2} = 3.0$  to 3.6 V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

Symbol	Characteristic	Measurement	Val	Unit	
Symbol	Characteristic	Condition	Min.	Max.	Unit
t <sub>su(S-R)</sub>	Chip-select setup time before read		(1)		ns
t <sub>h(R-S)</sub>	Chip-select hold time after read	-	t <sub>c(Base)</sub> - 10		ns
t <sub>su(A-R)</sub>	Address setup time before read	-	(1)		ns
t <sub>h(R-A)</sub>	Address hold time after read		t <sub>c(Base)</sub> - 10		ns
t <sub>w(R)</sub>	Read pulse width		(1)		ns
t <sub>su(S-W)</sub>	Chip-select setup time before write	Refer to Figure 5.6	(1)		ns
t <sub>h(W-S)</sub>	Chip-select hold time after write		1.5 × t <sub>c(Base)</sub> - 10		ns
t <sub>su(A-W)</sub>	Address setup time before write		(1)		ns
t <sub>h(W-A)</sub>	Address hold time after write	-	1.5 × t <sub>c(Base)</sub> - 10		ns
t <sub>w(W)</sub>	Write pulse width		(1)		ns
t <sub>su(D-W)</sub>	Data setup time before write		(1)		ns
t <sub>h(W-D)</sub>	Data hold time after write		0		ns


#### Table 5.57 External Bus Timing (separate bus)

Note:

 The value is calculated using the formulas below based on the base clock cycles (t<sub>c(Base)</sub>) and respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to the User's manual.

$$\begin{split} t_{su(S-R)} &= t_{su(A-R)} = Tsu(A-R) \times t_{c(Base)} - 15 \text{ [ns]} \\ t_{w(R)} &= Tw(R) \times t_{c(Base)} - 10 \text{ [ns]} \\ t_{su(S-W)} &= t_{su(A-W)} = Tsu(A-W) \times t_{c(Base)} - 15 \text{ [ns]} \\ t_{w(W)} &= t_{su(D-W)} = Tw(W) \times t_{c(Base)} - 10 \text{ [ns]} \end{split}$$





### Figure 5.6 Switching Characteristic Measurement Circuit




Figure 5.7 External Clock Input Timing






Figure 5.8 External Bus Timing for Separate Bus



**Revision History** 

# R32C/111 Group Datasheet

Rev.	Date		Description
Rev.	Date	Page	Summary
		15, 16	• "Interrupt table register" in Figure 2.1 and 2.1.6 changed to "Interrupt
			vector table base register"
		18	<ul> <li>Scribal error: "24 bit" in 2.2.2 corrected to "32 bit"</li> </ul>
			Chapter 3
		19	Descriptions for this chapter and Figure 3.1 modified
			Chapter 4
		20	• "(SFR)" of chapter title changed to "(SFRs)"
			Description for initial paragraph of Chapter 4 modified
			Reset value for CCR and PBC in Table 4.1 changed
		21, 22	<ul> <li>"UARTi Bus Collision Detection Interrupt Control Register" (i = 0 to 6) in Tables 4.2 and 4.3 changed to "UARTi Bus Collision, Start/Stop Condition Detection Interrupt Control Register"</li> </ul>
			<ul> <li>"DMAi interrupt" in Tables 4.2 and 4.3 changed to "DMAi transfer complete interrupt"</li> </ul>
		22	Reset value for IIO3IR and IIO8IR to IIO11R in Table 4.3 modified
		25	Scribal error: address "00010Fh" added to Table 4.6
		32	• "Upward/Downward Counting Select Register" in Table 4.13 changed
			to "Increment/Decrement Counting Select Register"
		38	• CSOP2 for address 040056h in Table 4.19 deleted
			Reset value for CM3 in Table 4.19 changed
		43	• "DMAi Source Select Register i" in <b>Table 4.24</b> changed to "DMAi
			Request Source Select Register i"
			Chapter 5
			This chapter newly added
			Appendix 1
		81	"Package Dimension" as title changed to "Package Dimensions"
1.10	Sep 17, 2009		Third edition released
		_	<ul> <li>The manual in general</li> <li>Added 100-pin plastic molded LGA and 80- and 64-pin plastic molded LQFP packages</li> <li>When new tables/figures are added for 80-/64-pin packages, add the following description: "(for the 100-pin package)" to the title of corresponding current tables/figures</li> </ul>
			Chapter 1. Overview
		1	Added description for 100-pin LGA and 80-/64-pin packages to lines
		I	12 and 13 of <b>1.1</b> ; Added description "a maximum of" to "nine channels of serial interface"; Deleted the whole description of "Notes to users"
		2	Changed minimum RAM size "40" in Table 1.1, to "32"
			• Modified description for "External Bus Expansion", to <b>Table 1.1</b> ; Moved this unit below "Clock"
		3	<ul> <li>Added "(optional)" for IEBus mode for "Intelligent I/O" in Table 1.2</li> <li>Modified description for "Flash memory" in Tables 1.2</li> </ul>
		4-7	<ul> <li>Added "100-pin plastic molded TFLGA (PTLG0100KA-A)" to Table 1.2</li> <li>Added Tables 1.3 to 1.6 to provide specifications for 80-/64-pin packages</li> </ul>

**Revision History** 

# R32C/111 Group Datasheet

Rev.	Date		Description
Rev.	Dale	Page	Summary
			<ul> <li>Changed expression "Programming and erasure endurance" in Table</li> <li>5.8 to "Program and erase cycles"; Changed its unit "times" in the table and Note 1 to "Cycles"</li> </ul>
		68	<ul> <li>Changed order of descriptions of "t<sub>rec(STOP)</sub>" and "t<sub>rec(WAIT)</sub>" in Table</li> <li>5.13 and Figure 5.4</li> </ul>
		69	<ul> <li>Changed expressions "CS0" and "A23 to A0, BC0 to BC3" in Figure</li> <li>5.5 to "Chip select" and "Address", respectively</li> </ul>
		78, 90	Corrected "INTi" in title of Tables 5.32 and 5.55 to "INTi"
		81, 93	Added measurement condition to Tables 5.37 and 5.60
			Appendix 1. Package Dimensions
		98-99	Added a seating plane to the drawing of package dimension
1.30	Mar 3, 2014	_	Fifth edition released
			<ul> <li>Deleted description for the 80-pin package</li> </ul>
			Chapter 1. Overview
		—	<ul> <li>Modified wording and enhanced description in this chapter</li> </ul>
		1	<ul> <li>Modified expression "I<sup>2</sup>C" in line 9 of 1.1 to "I<sup>2</sup>C-bus interface"</li> </ul>
		2, 4	<ul> <li>Modified expressions "calculation transfer" and "chained transfer" in Tables 1.1 and 1.3 to "calculation result transfer" and "chain transfer", respectively</li> </ul>
		5	• Deleted N version from the Operating Temperature row in Table 1.4
		6	<ul> <li>Deleted products on planning phase from Table 1.5</li> </ul>
		20, 23	<ul> <li>Modified expression "I<sup>2</sup>C bus" in Tables 1.13 and 1.16 to "I<sup>2</sup>C-bus"</li> </ul>
			Chapter 2. CPU
		—	Modified wording and enhanced description in this chapter
			Chapter 5. Electrical Characteristics
		—	Modified wording and enhanced description in this chapter
		65, 77	Deleted TXD4, STXD4, and RTS4 from Tables 5.16 and 5.39
		66, 78	<ul> <li>Modified description "Drive power" in Tables 5.17 and 5.40 to "Drive strength"</li> </ul>

All trademarks and registered trademarks are the property of their respective owners.

### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access
  these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

 When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of an MPU or MCU in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infrigment of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics may way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



#### SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

#### **Renesas Electronics Corporation**

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulese Assert 1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-988-5441, Fax: +1-905-988-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +9211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (China) Co., Ltd. Romon 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-235-1155, Fax: +86-10-235-7679 Renesas Electronics (Shanghai) Co., Ltd. Romo 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Shanghai, P. R. China 200333 Tel: +86-10-235-1155, Fax: +86-21-2226-0989 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-10-255-1558, Fax: +86-21-2226-0989 Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-0255-6888, Fax: +88-24-2226-0999 Renesas Electronics Mang Co., Ltd. 137, No. 383, Fu Shing North Road, Taipei 10543, Taiwan Tel: +88-0-26, 755-9600, Fax: +886 2-8175-9670 Renesas Electronics Mangyais 20., Pix: +886 2-8175-9670 Renesas Electronics Malaysia Sch.Bhd. Unit 906, Bloot, B., Menara Amorp, Amorp Trade Centre, Singapore 339949 Tel: +65-621-30200, Fax: +65-621-3030 Renesas Electronics Kingapore Pte. Ltd. 80 Bendemeer Road, Unit #06-12 Hyllux Innovation Centre, Singapore 339949 Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sch.Bhd. Unit 906, Bloot, B., Menara Amorp, Amorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510