

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	R32C/100
Core Size	16/32-Bit
Speed	50MHz
Connectivity	EBI/EMI, I ² C, IEBus, UART/USART
Peripherals	DMA, LVD, PWM, WDT
Number of I/O	49
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f6411fdfn-ua

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Function	Symbol	I/O	Power Supply	Description
Bus control pins	A0/D0 to A7/D7	I/O	VCC2	Output of address bits (A0 to A7) and input/output of data (D0 to D7) by time-division while accessing an external memory space with multiplexed bus
	A8/D8 to A15/D15	I/O	VCC2	Output of address bits (A8 to A15) and input/ output of data (D8 to D15) by time-division while accessing an external memory space with 16-bit multiplexed bus
	BC0/D0	I/O	VCC2	Output of byte control (BC0) and input/output of data (D0) by time-division while accessing an external memory space with multiplexed bus
	$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	0	VCC2	Chip select output
	WR0/WR1/WR/ BC0/BC1/RD	Ο	VCC2	 Output of write, byte control, and read signals. Either WRx or WR and BCx can be selected by a program. Data is read when RD is low. When WR0, WR1, and RD are selected, data is written to the following address: an even address, when WR0 is low an odd address, when WR1 is low on 16-bit external data bus When WR, BC0, BC1, and RD are selected, data is written, when WR is low and the following address is accessed: an even address, when BC0 is low and the following address, when BC0 is low
	ALE	0	VCC2	Latch enable signal in multiplexed bus format
	HOLD	I	VCC2	The MCU is in a hold state while this pin is held low
	HLDA	0	VCC2	This pin is driven low while the MCU is held in a hold state
	RDY	I	VCC2	Bus cycle is extended by the CPU if this pin is low on the falling edge of BCLK

Table 1.12	Pin Definitions and Functions for the 100-pin Package (2/4)
------------	---



2.1.8.5 Register Bank Select Flag (B flag)

This flag selects a register bank. It indicates 0 when register bank 0 is selected, and 1 when register bank 1 is selected.

2.1.8.6 Overflow Flag (O flag)

This flag becomes 1 when the result of an operation overflows; otherwise it is 0.

2.1.8.7 Interrupt Enable Flag (I flag)

This flag enables maskable interrupts. To disable maskable interrupts, set this flag to 0. To enable them, set this flag to 1. When an interrupt is accepted, the flag becomes 0.

2.1.8.8 Stack Pointer Select Flag (U flag)

To select the interrupt stack pointer (ISP), set this flag to 0. To select the user stack pointer (USP), set this flag to 1.

It becomes 0 when a hardware interrupt is accepted or when an INT instruction designated by a software interrupt number from 0 to 127 is executed.

2.1.8.9 Floating-point Underflow Flag (FU flag)

This flag becomes 1 when an underflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

2.1.8.10 Floating-point Overflow Flag (FO flag)

This flag becomes 1 when an overflow occurs in a floating-point operation; otherwise it is 0. It also becomes 1 when the operand contains invalid numbers (subnormal numbers).

2.1.8.11 Processor Interrupt Priority Level (IPL)

The processor interrupt priority level (IPL), consisting of 3 bits, selects a processor interrupt priority level from level 0 to 7. An interrupt is enabled when the interrupt request level is higher than the selected IPL.

When the processor interrupt priority level (IPL) is set to 111b (level 7), all interrupts are disabled.

2.1.8.12 Fixed-point Radix Point Designation Bit (DP bit)

This bit designates the radix point. It also specifies which portion of the fixed-point multiplication result to extract. It is used for the MULX instruction.

2.1.8.13 Floating-point Rounding Mode (RND)

The 2-bit floating-point rounding mode selects a rounding mode for floating-point calculation results.

2.1.8.14 Reserved

Only set this bit to 0. The read value is undefined.



3. Memory

Figure 3.1 shows the memory map of the R32C/111 Group.

The R32C/111 Group provides a 4-Gbyte address space from 00000000h to FFFFFFFh.


The internal ROM is mapped from address FFFFFFFh in the inferior direction. For example, the 512-Kbyte internal ROM is mapped from FFF80000h to FFFFFFFh.

The fixed interrupt vector table contains the start address of interrupt handlers and is mapped from FFFFFDCh to FFFFFFFh.

The internal RAM is mapped from address 00000400h in the superior direction. For example, the 63-Kbyte internal RAM is mapped from 00000400h to 0000FFFFh. Besides being used for data storage, the internal RAM functions as a stack(s) for subroutine calls and/or interrupt handlers.

Special function registers (SFRs), which are control registers for peripheral functions, are mapped from 00000000h to 000003FFh, and from 00040000h to 0004FFFFh. Unoccupied SFR locations are reserved, and no access is allowed.

In memory expansion mode or microprocessor mode, some spaces are reserved for internal use and should not be accessed.



RENESAS

Figure 3.1 Memory Map



Table 4.2	SFR List (2)
-----------	--------------

Register	Symbol	Reset Value
Fimer B5 Interrupt Control Register	TB5IC	XXXX X000b
JART5 Transmit/NACK Interrupt Control Register	S5TIC	XXXX X000b
JART2 Receive/ACK Interrupt Control Register	S2RIC	XXXX X000b
JART6 Transmit/NACK Interrupt Control Register	S6TIC	XXXX X000b
JART3 Receive/ACK Interrupt Control Register	S3RIC	XXXX X000b
36h UART5/6 Bus Collision, START Condition/STOP Condition BCN5IC/BCN6IC Detection Interrupt Control Register		XXXX X000b
	S4RIC	XXXX X000b
		XXXX X000b
JART0/3 Bus Collision, START Condition/STOP Condition Detection Interrupt Control Register	BCN0IC/BCN3IC	XXXX X000b
	DM2IC	XXXX X000b
	AD0IC	XXXX X000b
	TA0IC	XXXX X000b
	IIO0IC	XXXX X000b
	TA2IC	XXXX X000b
	IIO2IC	XXXX X000b
	TA4IC	XXXX X000b
	IIO4IC	XXXX X000b
	SORIC	XXXX X000b
	IIO6IC	XXXX X000b
	S1RIC	XXXX X000b
	IIO8IC	XXXX X000b
	TB1IC	XXXX X000b
	IIO10IC	XXXX X000b
	TB3IC	XXXX X000b
NT5 Interrupt Control Register	INT5IC	XX00 X000b
NT3 Interrupt Control Register	INT3IC	XX00 X000b
NT1 Interrupt Control Register	INT1IC	XX00 X000b
JART2 Transmit/NACK Interrupt Control Register	S2TIC	XXXX X000b
· ·		XXXX X000b
JART2 Bus Collision, START Condition/STOP Condition	BCN2IC	XXXX X000b
	JART6 Transmit/NACK Interrupt Control Register JART3 Receive/ACK Interrupt Control Register JART5/6 Bus Collision, START Condition/STOP Condition Detection Interrupt Control Register JART4 Receive/ACK Interrupt Control Register JART0/3 Bus Collision, START Condition/STOP Condition Detection Interrupt Control Register JART0/2 Interrupt Control Register Intelligent I/O Interrupt Control Register Intelligent I/O Interrupt Control Register 2 Timer A4 Interrupt Control Register 4 JART0 Receive/ACK Interrupt Control Register 6 JART1 Receive/ACK Interrupt Control Register 6 JART1 Receive/ACK Interrupt Control Register 8 Timer B1 Interrupt Control Register 8 Timer B1 Interrupt Control Register 10 Timer B3 Interrupt Control Register NT5 Interrupt Control Register NT5 Interrupt Control Register NT5 Interrupt Control Register NT1 Interrupt Control Register JART2 Transmit/NACK Interrupt Control Register JART3 Transmit/NACK Interrupt Control Register JART6 Receive/ACK Interrupt Control Register JART4 Transmit/NACK Interrupt Control Register	JART6 Transmit/NACK Interrupt Control Register S6TIC JART3 Receive/ACK Interrupt Control Register S3RIC JART5/6 Bus Collision, START Condition/STOP Condition BCN5IC/BCN6IC Jetection Interrupt Control Register S4RIC DMA0 Transfer Complete Interrupt Control Register DM0IC JART4 Receive/ACK Interrupt Control Register DM0IC DMA0 Transfer Complete Interrupt Control Register DM0IC JART2 Transfer Complete Interrupt Control Register DM2IC J/D Converter 0 Convert Completion Interrupt Control Register TA0IC Timer A0 Interrupt Control Register TA2IC telligent I/O Interrupt Control Register 0 IIOOIC Timer A2 Interrupt Control Register 1 TA2IC ntelligent I/O Interrupt Control Register 2 IIO2IC iner A4 Interrupt Control Register 4 IIO4IC JART0 Receive/ACK Interrupt Control Register 6 IIO6IC JART1 Receive/ACK Interrupt Control Register 8 IIO8IC imer B1 Interrupt Control Register 10 IIO10IC imer B1 Interrupt Control Register 10 IIO10IC imer B3 Interrupt Control Register S1RIC vT5 Interrupt Control Register INT5IC VT1 Interrupt Control

X: Undefined



			Decitivity
Address	Register	Symbol	Reset Value
	Group 2 Waveform Generation Register 0	G2PO0	XXXXh
000141h			
	Group 2 Waveform Generation Register 1	G2PO1	XXXXh
000143h			
	Group 2 Waveform Generation Register 2	G2PO2	XXXXh
000145h			
	Group 2 Waveform Generation Register 3	G2PO3	XXXXh
000147h			
	Group 2 Waveform Generation Register 4	G2PO4	XXXXh
000149h			
	Group 2 Waveform Generation Register 5	G2PO5	XXXXh
00014Bh			
00014Ch	Group 2 Waveform Generation Register 6	G2PO6	XXXXh
00014Dh			
00014Eh	Group 2 Waveform Generation Register 7	G2PO7	XXXXh
00014Fh			
000150h	Group 2 Waveform Generation Control Register 0	G2POCR0	0000 0000b
	Group 2 Waveform Generation Control Register 1	G2POCR1	0000 0000b
000152h	Group 2 Waveform Generation Control Register 2	G2POCR2	0000 0000b
000153h	Group 2 Waveform Generation Control Register 3	G2POCR3	0000 0000b
000154h	Group 2 Waveform Generation Control Register 4	G2POCR4	0000 0000b
000155h	Group 2 Waveform Generation Control Register 5	G2POCR5	0000 0000b
000156h	Group 2 Waveform Generation Control Register 6	G2POCR6	0000 0000b
000157h	Group 2 Waveform Generation Control Register 7	G2POCR7	0000 0000b
000158h			
000159h			
00015Ah			
00015Bh			
00015Ch			
00015Dh			
00015Eh			
00015Fh			
	Group 2 Base Timer Register	G2BT	XXXXh
000161h		•	
	Group 2 Base Timer Control Register 0	G2BCR0	0000 0000b
	Group 2 Base Timer Control Register 1	G2BCR1	0000 0000b
	Base Timer Start Register	BTSR	XXXX 0000b
000165h	-		
	Group 2 Function Enable Register	G2FE	00h
	Group 2 RTP Output Buffer Register	G2RTP	00h
000107h			
000168h			
	Group 2 Serial Interface Mode Register	G2MR	00XX X000b
			0000 X110b
	Group 2 Serial Interface Control Register	G2CR	XXXXh
	Group 2 SI/O Transmit Buffer Register	G2TB	
00016Dh			
	Group 2 SI/O Receive Buffer Register	G2RB	XXXXh
00016Fh			

Table 4.7SFR List (7)

X: Undefined



Table 4.14	SFR List (14)
------------	---------------

	SFR LISI (14)	O maked	Dec-tV-hu	
Address	Register	Symbol	Reset Value	
	Timer B0 Register	TB0	XXXXh	
000351h				
	Timer B1 Register	TB1	XXXXh	
000353h				
	Timer B2 Register	TB2	XXXXh	
000355h				
	Timer A0 Mode Register	TA0MR	0000 0000b	
	Timer A1 Mode Register	TA1MR	0000 0000b	
	Timer A2 Mode Register	TA2MR	0000 0000b	
	Timer A3 Mode Register	TA3MR	0000 0000b	
	Timer A4 Mode Register	TA4MR	0000 0000b	
	Timer B0 Mode Register	TB0MR	00XX 0000b	
	Timer B1 Mode Register	TB1MR	00XX 0000b	
00035Dh	Timer B2 Mode Register	TB2MR	00XX 0000b	
00035Eh	Timer B2 Special Mode Register	TB2SC	XXXX XXX0b	
00035Fh	Count Source Prescaler Register	TCSPR	0000 0000b	
000360h				
000361h				
000362h				
000363h				
000364h	UART0 Special Mode Register 4	U0SMR4	00h	
	UART0 Special Mode Register 3	U0SMR3	00h	
	UART0 Special Mode Register 2	U0SMR2	00h	
	UART0 Special Mode Register	U0SMR	00h	
	UART0 Transmit/Receive Mode Register	U0MR	00h	
	UARTO Bit Rate Register	U0BRG	XXh	
	UART0 Transmit Buffer Register	UOTB	XXXXh	
00036Bh	5		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	UART0 Transmit/Receive Control Register 0	U0C0	0000 1000b	
	UART0 Transmit/Receive Control Register 1	U0C1	0000 0010b	
	UART0 Receive Buffer Register	UORB	XXXXh	
00036Fh			7000 an	
000370h				
000371h				
000372h				
000373h				
000374h				
000375h				
000376h				
000370h				
000377h				
000378h				
000379h				
00037An 00037Bh				
			VVVVh	
	CRC Data Register	CRCD	XXXXh	
00037Dh			VVh	
	CRC Input Register	CRCIN	XXh	
00037Fh X: Undefine				

Address	Register	Symbol	Reset Value
000380h	A/D0 Register 0	AD00	00XXh
000381h			
000382h	A/D0 Register 1	AD01	00XXh
000383h			
000384h	A/D0 Register 2	AD02	00XXh
000385h			
000386h	A/D0 Register 3	AD03	00XXh
000387h			
000388h	A/D0 Register 4	AD04	00XXh
000389h			
00038Ah	A/D0 Register 5	AD05	00XXh
00038Bh			
00038Ch	A/D0 Register 6	AD06	00XXh
00038Dh			
	A/D0 Register 7	AD07	00XXh
00038Fh			
000390h			
000391h			
	A/D0 Control Register 4	AD0CON4	XXXX 00XXb
000393h			
	A/D0 Control Register 2	AD0CON2	XX0X X000b
	A/D0 Control Register 3	AD0CON3	XXXX X000b
	A/D0 Control Register 0	AD0CON0	00h
	A/D0 Control Register 1	AD0CON1	00h
	D/A Register 0	DA0	XXh
000399h			
	D/A Register 1	DA1	XXh
00039Bh			
	D/A Control Register	DACON	XXXX XX00b
00039Dh			
00039Eh			
00039Fh			
0003A0h			
0003A1h			
0003A2h			
0003A3h			
0003A4h			
0003A5h			
0003A6h			
0003A7h			
0003A8h			
0003A9h 0003AAh			
0003AAh 0003ABh			
0003ABh			
0003ACh 0003ADh			
0003ADh 0003AEh			
0003AFh			

Table 4.15SFR List (15)

X: Undefined



14016 4.22	31 K LISI (22)		
Address	Register	Symbol	Reset Value
0400F0h	Port P10_0 Function Select Register	P10_0S	0XXX X000b
0400F1h			
0400F2h	Port P10_1 Function Select Register	P10_1S	0XXX X000b
0400F3h			
	Port P10 2 Function Select Register	P10 2S	0XXX X000b
0400F5h			
	Port P10_3 Function Select Register	P10_3S	0XXX X000b
0400F7h			
	Port P10_4 Function Select Register	P10_4S	0XXX X000b
0400F9h			0,000,0000
	Port P10_5 Function Select Register	P10_5S	0XXX X000b
0400FBh		1 10_00	
	Port P10_6 Function Select Register	P10_6S	0XXX X000b
0400FCh		F 10_03	
		D10 79	
	Port P10_7 Function Select Register	P10_7S	0XXX X000b
0400FFh			
040100h			
040101h			
040102h			
040103h			
040104h			
040105h			
040106h			
040107h			
040108h			
040109h			
04010Ah			
04010Bh			
04010Ch			
04010Dh			
04010Eh			
04010Fh			
040110h			
040111h			
040112h			
040113h			
040114h			
040115h			
040116h			
040117h			
040118h			
040110h			
040119h			
04011Bh			
04011Ch			
04011Dh			
04011Eh			
04011Fh			
X [.] Undefine			

Table 4.22SFR List (22)

X: Undefined



Table 5.3Operating Conditions (2/5) $(V_{CC1} = V_{CC2} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$ ⁽¹⁾

Symbol	Characteristic		Value ⁽²⁾			Unit
Gynnoor			Min.	Тур.	Max.	Onic
C _{VDC}	Decoupling capacitance for voltage regulator	Inter-pin voltage: 1.5 V	2.4		10.0	μF

Notes:

1. The device is operationally guaranteed under these operating conditions.

2. This value should be met with due consideration to the following conditions: operating temperature, DC bias, aging, etc.



Table 5.7 Electrical Characteristics of RAM

 $(V_{CC1} = V_{CC2} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } \text{Ta} = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characteristic	Measurement	Value			Unit
		Condition	Min.	Тур.	Max.	Onit
V _{RDR}	RAM data retention voltage ⁽¹⁾	In stop mode	2.0			V

Note:

1. The value listed in the table is the minimum V_{CC1} to retain RAM data.

Table 5.8Electrical Characteristics of Flash Memory
(V_{CC1} = V_{CC2} = 3.0 to 5.5 V, V_{SS} = 0 V, and Ta = T_{opr}, unless otherwise noted)

Symbol	mbol Characteristic		Value			Unit	
Symbol	Characteristic		Min.	Тур.	Max.	Onit	
—	Program/erase cycles ⁽¹⁾	Program area	1000			Cycles	
	Data area		10000			Cycles	
—	4-word program time	Program area		150	900	μs	
		Data area		300	1700	μs	
—	Lock bit program time	Program area		70	500	μs	
		Data area		140	1000	μs	
—	Block erasure time	4-Kbyte block		0.12	3.0	S	
		32-Kbyte block		0.17	3.0	S	
		64-Kbyte block		0.20	3.0	S	
—	Data retention ⁽²⁾	$T_a = 55^{\circ}C^{(3)}$	10			Years	

Notes:

1. Program/erase definition

This value represents the number of erasures per block.

When the number of program/erase cycles is n, each block can be erased n times.

For example, if a 4-word write is performed in 512 different addresses in the 4-Kbyte block A and then the block is erased, this is counted as a single program/erase operation.

However, the same address cannot be written to more than once per erasure (overwrite disabled).

- 2. Data retention includes periods when no supply voltage is applied and no clock is provided.
- 3. Contact a Renesas Electronics sales office for data retention times other than the above condition.



Table 5.12 Electrical Characteristics of Oscillator

($V_{CC1} = V_{CC2} = 3.0$ to 5.5 V, $V_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol C	Characteristics	Measurement	Value			Unit
	Characteristics	Condition	Min.	Тур.	Max.	Unit
f _{SO(PLL)}	PLL clock self-oscillation frequency		35	55	80	MHz
t _{LOCK(PLL)}	PLL lock time ⁽¹⁾				1	ms
t _{jitter(p-p)}	PLL jitter period (p-p)				2.0	ns
f _(OCO)	On-chip oscillator frequency		62.5	125	250	kHz

Note:

1. This value is applicable only when the main clock oscillation is stable.

Table 5.13 Electrical Characteristics of Clock Circuitry

$(V_{CC1} = V_{CC2} = 3.0 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \text{ and } T_a = T_{opr}, \text{ unless otherwise noted})$

Symbol	Characteristics	Measurement	Value			Unit
		Condition	Min.	Тур.	Max.	Unit
t _{rec(WAIT)}	Recovery time from wait mode to low power mode				225	μs
t _{rec(STOP)}	Recovery time from stop mode ⁽¹⁾				225	μs

Note:

1. The recovery time from stop mode does not include the main clock oscillation stabilization time. The CPU starts operating before the oscillator is stabilized.

t _{rec(WAIT)} Recovery time from wait mode to low power mode	Interrupt for exiting wait mode Sub clock oscillator output On-chip oscillator output CPU clock	
t _{rec(STOP)} Recovery time from stop mode	Interrupt for exiting stop mode Main clock oscillator output On-chip oscillator output CPU clock	

Figure 5.4 Clock Circuit Timing



$V_{CC1} = V_{CC2} = 5 V$

Table 5.15Electrical Characteristics (1/3)
(V_{CC1} = V_{CC2} = 4.2 to 5.5 V, V_{SS} = 0 V, T_a = T_{opr}, and f_(CPU) = 50 MHz, unless otherwise
noted)

Symbol	Characteristic		Measurement	Value ⁽²⁾			Unit
Cymbol			Condition	Min.	Тур.	Max.	Onic
V _{OH}	High level output	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 (1)	I _{OH} = -5 mA	V _{CC2} -2.0		V _{CC2}	V
	voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_3 to P9_7, P10_0 to P10_7 (1)		V _{CC1} -2.0		V _{CC1}	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 (1)	I _{OH} = -200 μA	V _{CC2} -0.3		V _{CC2}	V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_3 to P9_7, P10_0 to P10_7 (1)		V _{CC1} -0.3		V _{CC1}	V
V _{OL}	Low level output voltage	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_3 to P9_7, P10_0 to P10_7 (1)				2.0	v
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_3 to P9_7, P10_0 to P10_7 (1)				0.45	v

Notes:

1. Ports P0_4 to P0_7, P1_0 to P1_4, P3_4 to P3_7, P4, P5, and P9_4 to P9_7 are available in the 100-pin package only.

2. The V_{CC2} pin is available in the 100-pin package only. It should be considered as V_{CC1} in the 64-pin package.



$V_{CC1} = V_{CC2} = 5 V$

Table 5.18A/D Conversion Characteristics ($V_{CC1} = V_{CC2} = AV_{CC} = V_{REF} = 4.2$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V, $T_a = T_{opr}$, and $f_{(BCLK)} = 25$ MHz, unless otherwise noted)

Oursels al	Characteristic Macaurament Condition			Value		Unit	
Symbol	Characteristic	Measurement Condition		Min.	Тур.	Max.	Unit
_	Resolution	V _{REF} = V _{CC1}				10	Bits
	Absolute error	$V_{REF} = V_{CC1} = V_{CC2}$ = 5 V	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, ANEX1 ⁽¹⁾			±3	LSB
			External op-amp connection mode			±7	LSB
INL	Integral non-linearity error	= 5 V AI	AN_0 to AN_7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, ANEX1 ⁽¹⁾			±3	LSB
			External op-amp connection mode			±7	LSB
DNL	Differential non-linearity error					±1	LSB
_	Offset error					±3	LSB
—	Gain error					±3	LSB
R _{LADDER}	Resistor ladder	V _{REF} = V _{CC1}		4		20	kΩ
t _{CONV}	Conversion time (10 bits)	ϕ_{AD} = 16 MHz, with saturation	ample and hold	2.06			μs
		ϕ_{AD} = 16 MHz, without function	it sample and hold	3.69			μs
t _{CONV}	Conversion time (8 bits)	ϕ_{AD} = 16 MHz, with saturation	ample and hold	1.75			μs
		ϕ_{AD} = 16 MHz, without sample and hold function		3.06			μs
t _{SAMP}	Sampling time	$\phi_{AD} = 16 \text{ MHz}$		0.188			μs
V _{IA}	Analog input voltage			0		V_{REF}	V
фар	Operating clock	Without sample and h	nold function	0.25		16	MHz
	frequency	With sample and hold	I function	1		16	MHz

Note:

1. Pins AN0_4 to AN0_7, ANEX0, and ANEX1 are available in the 100-pin package only.

$V_{CC1} = V_{CC2} = 3.3 V$

Table 5.42D/A Conversion Characteristics ($V_{CC1} = V_{CC2} = AV_{CC} = V_{REF} = 3.0$ to 3.6 V, $V_{SS} = AV_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol Characteristic	Charactoristic	Measurement Condition		Value		
			Тур.	Max.	Unit	
—	Resolution				8	Bits
—	Absolute precision				1.0	%
t _S	Settling time				3	μs
R _O	Output resistance		4	10	20	kΩ
I _{VREF}	Reference input current	See Note 1			1.0	mA

Note:

1. One D/A converter is used. The DAi register (i = 0, 1) of the other unused converter is set to 00h. The resistor ladder for the A/D converter is not considered.

Even when the VCUT bit in the AD0CON1 register is set to 0 (V_{REF} disconnected), I_{VREF} is supplied.



$V_{CC1} = V_{CC2} = 3.3 V$

Timing Requirements ($V_{CC1} = V_{CC2} = 3.0$ to 3.6 V, $V_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol Characteristic	Characteristic	Va	Value	
Symbol	Characteristic	Min.	Max.	Unit
t _{C(X)}	External clock input period	62.5	250	ns
t _{w(XH)}	External clock input high level pulse width	25		ns
t _{w(XL)}	External clock input low level pulse width	25		ns
t _{r(X)}	External clock input rise time		5	ns
t _{f(X)}	External clock input fall time		5	ns
t _w / t _c	External clock input duty	40	60	%

Table 5.43External Clock Input

Table 5.44 External Bus Timing

Symbol	Characteristic	Value Min. Max.		Unit
	Characteristic			Onit
t _{su(D-R)}	Data setup time before read	40		ns
t _{h(R-D)}	Data hold time after read	0		ns
t _{dis(R-D)}	Data disable time after read		$0.5 \times t_{c(Base)} + 10$	ns



$V_{CC1} = V_{CC2} = 3.3 V$

Switching Characteristics ($V_{CC1} = V_{CC2} = 3.0$ to 3.6 V, $V_{SS} = 0$ V, and $T_a = T_{opr}$, unless otherwise noted)

Symbol	Characteristic	Measurement	Value		
Symbol	Characteristic	Condition	Min.	Max.	Unit
t _{su(S-ALE)}	Chip-select setup time before ALE		(1)		ns
t _{h(R-S)}	Chip-select hold time after read		1.5 × t _{c(Base)} - 10		ns
t _{su(A-ALE)}	Address setup time before ALE		(1)		ns
t _{h(ALE-A)}	Address hold time after ALE		$0.5 \times t_{c(Base)}$ - 5		ns
t _{h(R-A)}	Address hold time after read		1.5 × t _{c(Base)} - 10		ns
t _{d(ALE-R)}	ALE-read delay time		$0.5 \times t_{c(Base)}$ - 5	$0.5 \times t_{c(Base)} + 10$	ns
t _{w(ALE)}	ALE pulse width	Refer to	(1)		ns
t _{dis(R-A)}	Address disable time after read	Figure 5.6		8	ns
t _{w(R)}	Read pulse width		(1)		ns
t _{h(W-S)}	Chip-select hold time after write		1.5 × t _{c(Base)} - 10		ns
t _{h(W-A)}	Address hold time after write		1.5 × t _{c(Base)} - 10		ns
t _{d(ALE-W)}	ALE-write delay time		$0.5 \times t_{c(Base)}$ - 5	$0.5 \times t_{c(Base)} + 10$	ns
t _{w(W)}	Write pulse width		(1)		ns
t _{su(D-W)}	Data setup time before write		(1)		ns
t _{h(W-D)}	Data hold time after write]	0.5 × t _{c(Base)}		ns

Table 5.58External Bus Timing (multiplexed bus)

Note:

 The value is calculated using the formulas below based on the base clock cycles (t_{c(Base)}) and respective cycles of Tsu(A-R), Tw(R), Tsu(A-W), and Tw(W) set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to the User's manual.

$$\begin{split} t_{su(S-ALE)} &= t_{su(A-ALE)} = t_{w(ALE)} = (Tsu(A-R) - 0.5) \times t_{c(Base)} -15 \text{ [ns]} \\ t_{w(R)} &= Tw(R) \times t_{c(Base)} -10 \text{ [ns]} \\ t_{w(W)} &= t_{su(D-W)} = Tw(W) \times t_{c(Base)} -10 \text{ [ns]} \end{split}$$






Figure 5.8 External Bus Timing for Separate Bus







Figure 5.9 External Bus Timing for Multiplexed Bus



Appendix 1. Package Dimensions





Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 3. Renesas Electronics does not assume any liability for infrigment of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or
- technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics may way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulesers Characterized Same Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-989-5441, Fax: +1-905-989-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-235-1155, Fax: +86-10-235-7679 Renesas Electronics (Shanghai) Co., Ltd. Room 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Shanghai, P. R. China 200333 Tel: +86-10-235-1155, Fax: +86-21-2226-0999 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +88-0-255-6888, Fax: +88-2-10204, Fax: +88-2-8175-9670 Renesas Electronics MangAn, Taipei 10543, Taiwan Tel: +86-23-10200, Fax: +86-2-8175-9670 Renesas Electronics Malaysia Sch.Bhd. Unit 906, Bloot, B., Menara Amorp, Amorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +80-3-7955-9510 Renesas Electronics Kong Amorp Trade Centre, No. 18, Jin Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Kong Con, Ltd. Ter, 234 Tehteran-ro, Gangman-Ku, Seoul, 135-920, Korea Tel: +60-3-7955-9390, Fax: +60-3-7955-9510