



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	IRSCI, SPI
Peripherals	LCD, LVD, POR, PWM
Number of I/O	32
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908lj12cpber

Figure	Title	Page
13-1	IRSCI I/O Registers Summary	230
13-2	IRSCI Block Diagram	231
13-3	Infrared Sub-Module Diagram	232
13-4	Infrared SCI Data Example.	233
13-5	SCI Module Block Diagram.	234
13-6	SCI Data Formats.	235
13-7	SCI Transmitter.	236
13-8	SCI Receiver Block Diagram	240
13-9	Receiver Data Sampling.	241
13-10	Slow Data	244
13-11	Fast Data	245
13-12	SCI Control Register 1 (SCC1).	251
13-13	SCI Control Register 2 (SCC2).	254
13-14	SCI Control Register 3 (SCC3).	256
13-15	SCI Status Register 1 (SCS1)	258
13-16	Flag Clearing Sequence	261
13-17	SCI Status Register 2 (SCS2)	262
13-18	SCI Data Register (SCDR)	263
13-19	SCI Baud Rate Register (SCBR)	264
13-20	SCI Infrared Control Register (SCIRCR)	267
14-1	SPI I/O Register Summary	271
14-2	SPI Module Block Diagram.	272
14-3	Full-Duplex Master-Slave Connections	273
14-4	Transmission Format (CPHA = 0)	277
14-5	CPHA/ \overline{SS} Timing	277
14-6	Transmission Format (CPHA = 1)	278
14-7	Transmission Start Delay (Master)	280
14-8	SPRF/SPTE CPU Interrupt Timing.	281
14-9	Missed Read of Overflow Condition	283
14-10	Clearing SPRF When OVRF Interrupt Is Not Enabled	284
14-11	SPI Interrupt Request Generation	287
14-12	CPHA/ \overline{SS} Timing	292
14-13	SPI Control Register (SPCR)	294
14-14	SPI Status and Control Register (SPSCR).	296
14-15	SPI Data Register (SPDR)	299

1.6.9 Port A Input/Output (I/O) Pins (PTA7–PTA0)

PTA7–PTA0 are special function, bidirectional port pins ([Section 17.](#)). PTA7/ADC3–PTA4/ADC0 are shared with the ADC ([Section 15.](#)), and PTA3/KBI3–PTA0/KBI0 are shared with the KBI module ([Section 19.](#)).

1.6.10 Port B I/O Pins (PTB7–PTB0)

PTB7–PTB0 are special function, bidirectional port pins ([Section 17.](#)). PTB0/TxD–PTB1/RxD are shared with the SCI module ([Section 13.](#)), PTB5/T2CH1–PTB4/T2CH0 are shared with the TIM2 ([Section 11.](#)), PTB3/T1CH1–PTB2/T1CH0 are shared with the TIM1 ([Section 11.](#)), PTB6/ADC4–PTB7/ADC5 are shared with the ADC ([Section 15.](#)).

1.6.11 Port C I/O Pins (PTC7–PTC0)

PTC7–PTC0 are special function, bidirectional port pins ([Section 17.](#)). PTC7/FP26–PTC0/FP19 are shared with the LCD frontplane drivers ([Section 16.](#)).

1.6.12 Port D I/O Pins (PTD7–PTD0)

PTD7–PTD0 are special function, bidirectional port pins ([Section 17.](#)). PTD7/KBI7–PTD4/KBI4 are shared with KBI module ([Section 19.](#)). PTD3/SPSCK–PTD0/ \overline{SS} are shared with SPI module ([Section 14.](#)).

1.6.13 LCD Backplane and Frontplane (BP0–BP2, FP0/BP3, FP1–FP18)

BP0–BP2 are the LCD backplane driver pins and FP1–FP18 are the frontplane driver pins. FP0/BP3 is the shared driver pin between FP0 and BP3 ([Section 16.](#)).


Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0059	LCD Data Register 8 (LDAT8)	Read:	F15B3	F15B2	F15B1	F15B0	F14B3	F14B2	F14B1	F14B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$005A	LCD Data Register 9 (LDAT9)	Read:	F17B3	F17B2	F17B1	F17B0	F16B3	F16B2	F16B1	F16B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$005B	LCD Data Register 10 (LDAT10)	Read:	F19B3	F19B2	F19B1	F19B0	F18B3	F18B2	F18B1	F18B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$005C	LCD Data Register 11 (LDAT11)	Read:	F21B3	F21B2	F21B1	F21B0	F20B3	F20B2	F20B1	F20B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$005D	LCD Data Register 12 (LDAT12)	Read:	F23B3	F23B2	F23B1	F23B0	F22B3	F22B2	F22B1	F22B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$005E	LCD Data Register 13 (LDAT13)	Read:	F25B3	F25B2	F25B1	F25B0	F24B3	F24B2	F24B1	F24B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$005F	LCD Data Register 14 (LDAT14)	Read:					F26B3	F26B2	F26B1	F26B0
		Write:								
		Reset:	U	U	U	U	U	U	U	U
\$FE00	SIM Break Status Register (SBSR)	Read:	R	R	R	R	R	R	SBSW	R
		Write:							Note	
		Reset:	0							
Note: Writing a logic 0 clears SBSW.										
\$FE01	SIM Reset Status Register (SRSR)	Read:	POR	PIN	COP	ILOP	ILAD	0	LVI	0
		Write:								
		POR:	1	0	0	0	0	0	0	0

U = Unaffected

X = Indeterminate



= Unimplemented



= Reserved

Figure 2-2. Control, Status, and Data Registers (Sheet 10 of 12)

6.2 Introduction

The M68HC08 CPU (central processor unit) is an enhanced and fully object-code-compatible version of the M68HC05 CPU. The *CPU08 Reference Manual* (Freescale document order number CPU08RM/AD) contains a description of the CPU instruction set, addressing modes, and architecture.

6.3 Features

Feature of the CPU include:

- Object code fully upward-compatible with M68HC05 Family
- 16-bit stack pointer with stack manipulation instructions
- 16-Bit index register with X-register manipulation instructions
- 8-MHz CPU internal bus frequency
- 64-Kbyte program/data memory space
- 16 addressing modes
- Memory-to-memory data moves without using accumulator
- Fast 8-bit by 8-bit multiply and 16-bit by 8-bit divide instructions
- Enhanced binary-coded decimal (BCD) data handling
- Modular architecture with expandable internal bus definition for extension of addressing range beyond 64-Kbytes
- Low-power stop and wait modes

8.4.4 Acquisition and Tracking Modes

The PLL filter is manually or automatically configurable into one of two operating modes:

- Acquisition mode — In acquisition mode, the filter can make large frequency corrections to the VCO. This mode is used at PLL start up or when the PLL has suffered a severe noise hit and the VCO frequency is far off the desired frequency. When in acquisition mode, the $\overline{\text{ACQ}}$ bit is clear in the PLL bandwidth control register. (See [8.6.2 PLL Bandwidth Control Register](#).)
- Tracking mode — In tracking mode, the filter makes only small corrections to the frequency of the VCO. PLL jitter is much lower in tracking mode, but the response to noise is also slower. The PLL enters tracking mode when the VCO frequency is nearly correct, such as when the PLL is selected as the base clock source. (See [8.4.8 Base Clock Selector Circuit](#).) The PLL is automatically in tracking mode when not in acquisition mode or when the $\overline{\text{ACQ}}$ bit is set.

8.4.5 Manual and Automatic PLL Bandwidth Modes

The PLL can change the bandwidth or operational mode of the loop filter manually or automatically. Automatic mode is recommended for most users.

In automatic bandwidth control mode (AUTO = 1), the lock detector automatically switches between acquisition and tracking modes. Automatic bandwidth control mode also is used to determine when the VCO clock, CGMVCLK, is safe to use as the source for the base clock, CGMOUT. (See [8.6.2 PLL Bandwidth Control Register](#).) If PLL interrupts are enabled, the software can wait for a PLL interrupt request and then check the LOCK bit. If interrupts are disabled, software can poll the LOCK bit continuously (during PLL start-up, usually) or at periodic intervals. In either case, when the LOCK bit is set, the VCO clock is safe to use as the source for the base clock. (See [8.4.8 Base Clock Selector Circuit](#).) If the VCO is selected as the source for the base clock and the LOCK bit is clear, the PLL has suffered a severe noise hit and the software must take appropriate action, depending on the application. (See [8.7 Interrupts](#) for information and precautions on using interrupts.)

Table 8-2. PRE 1 and PRE0 Programming

PRE1 and PRE0	P	Prescaler Multiplier
00	0	1
01	1	2
10	2	4
11	3	8

VPR1 and VPR0 — VCO Power-of-Two Range Select Bits

These read/write bits control the VCO's hardware power-of-two range multiplier E that, in conjunction with L (See [8.4.3 PLL Circuits](#), [8.4.6 Programming the PLL](#), and [8.6.4 PLL VCO Range Select Register](#).) controls the hardware center-of-range frequency, f_{VRS} . VPR1:VPR0 cannot be written when the PLLON bit is set. Reset clears these bits.

Table 8-3. VPR1 and VPR0 Programming

VPR1 and VPR0	E	VCO Power-of-Two Range Multiplier
00	0	1
01	1	2
10	2	4

NOTE: Do not program E to a value of 3.

8.6.2 PLL Bandwidth Control Register

The PLL bandwidth control register (PBWC):

- Selects automatic or manual (software-controlled) bandwidth control mode
- Indicates when the PLL is locked
- In automatic bandwidth control mode, indicates when the PLL is in acquisition or tracking mode
- In manual operation, forces the PLL into acquisition or tracking mode

8.8.2 Stop Mode

If the oscillator stop mode enable bit (STOP_XCLKEN in CONFIG2 register) is configured to disabled the oscillator in stop mode, then the STOP instruction disables the CGM (oscillator and phase locked loop) and holds low all CGM outputs (CGMOUT, CGMVCLK, CGMPCLK, and CGMINT).

If the STOP instruction is executed with the divided VCO clock, CGMPCLK, divided by two driving CGMOUT, the PLL automatically clears the BCS bit in the PLL control register (PCTL), thereby selecting the oscillator clock, CGMXCLK, divided by two as the source of CGMOUT. When the MCU recovers from STOP, the crystal clock divided by two drives CGMOUT and BCS remains clear.

If the oscillator stop mode enable bit is configured for continuous oscillator operation in stop mode, then the phase locked loop is shut off but the CGMXCLK will continue to drive the SIM and other MCU sub-systems.

8.8.3 CGM During Break Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See [9.8.3 SIM Break Flag Control Register](#).)

To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect the PLLF bit during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write the PLL control register during the break state without affecting the PLLF bit.

10.4.1 Entering Monitor Mode

Table 10-1 shows the pin conditions for entering monitor mode. As specified in the table, monitor mode may be entered after a POR and will allow communication at 9600 baud provided one of the following sets of conditions is met:

1. If \$FFFE and \$FFFF do not contain \$FF (programmed state):
 - The external clock is 4.9152 MHz with PTC1 low or 9.8304 MHz with PTC1 high
 - $\overline{\text{IRQ}} = V_{\text{TST}}$ (PLL off)
2. If \$FFFE and \$FFFF both contain \$FF (erased state):
 - The external clock is 9.8304 MHz
 - $\overline{\text{IRQ}} = V_{\text{DD}}$ (this can be implemented through the internal $\overline{\text{IRQ}}$ pullup; PLL off)
3. If \$FFFE and \$FFFF both contain \$FF (erased state):
 - The external clock is 32.768 kHz (crystal)
 - $\overline{\text{IRQ}} = V_{\text{SS}}$ (this setting initiates the PLL to boost the external 32.768 kHz to an internal bus frequency of 2.4576 MHz)

If V_{TST} is applied to $\overline{\text{IRQ}}$ and PTC1 is low upon monitor mode entry (above condition set 1), the bus frequency is a divide-by-two of the input clock. If PTC1 is high with V_{TST} applied to $\overline{\text{IRQ}}$ upon monitor mode entry, the bus frequency will be a divide-by-four of the input clock. Holding the PTC1 pin low when entering monitor mode causes a bypass of a divide-by-two stage at the oscillator only if V_{TST} is applied to $\overline{\text{IRQ}}$. In this event, the CGMOUT frequency is equal to the CGMXCLK frequency, and the OSC1 input directly generates internal bus clocks. In this case, the OSC1 signal must have a 50% duty cycle at maximum bus frequency.

If entering monitor mode without high voltage on $\overline{\text{IRQ}}$ (above condition set 2 or 3, where applied voltage is either V_{DD} or V_{SS}), then all port A pin requirements and conditions, including the PTC1 frequency divisor selection, are not in effect. This is to reduce circuit requirements when performing in-circuit programming.




Figure 10-2. Low-Voltage Monitor Mode Entry Flowchart

In monitor mode, the MCU uses different vectors for reset, SWI (software interrupt), and break interrupt than those for user mode. The alternate vectors are in the \$FE page instead of the \$FF page and allow code execution from the internal monitor firmware instead of user code.

NOTE: *Exiting monitor mode after it has been initiated by having a blank reset vector requires a power-on reset (POR). Pulling \overline{RST} low will not exit monitor mode in this situation.*

Table 10-2 summarizes the differences between user mode and monitor mode vectors.

Table 10-2. Mode Differences (Vectors)

Modes	Functions					
	Reset Vector High	Reset Vector Low	Break Vector High	Break Vector Low	SWI Vector High	SWI Vector Low
User	\$FFFE	\$FFFF	\$FFFC	\$FFFD	\$FFFC	\$FFFD
Monitor	\$FEFE	\$FEFF	\$FEFC	\$FEFD	\$FEFC	\$FEFD

10.4.2 Data Format

Communication with the monitor ROM is in standard non-return-to-zero (NRZ) mark/space data format. Transmit and receive baud rates must be identical.




Figure 10-3. Monitor Data Format

10.4.3 Break Signal

A start bit (logic 0) followed by nine logic 0 bits is a break signal. When the monitor receives a break signal, it drives the PTA0 pin high for the duration of two bits and then echoes back the break signal.




Figure 10-4. Break Transaction

10.4.4 Baud Rate

The communication baud rate is controlled by the crystal frequency and the state of the PTC1 pin (when \overline{IRQ} is set to V_{TST}) upon entry into monitor mode. When PTC1 is high, the divide by ratio is 1024. If the PTC1 pin is at logic 0 upon entry into monitor mode, the divide by ratio is 512.

If monitor mode was entered with V_{DD} on \overline{IRQ} , then the divide by ratio is set at 1024, regardless of PTC1. If monitor mode was entered with V_{SS} on \overline{IRQ} , then the internal PLL steps up the external frequency, presumed to be 32.768 kHz, to 2.4576 MHz. These latter two conditions for monitor mode entry require that the reset vector is blank.

Table 10-3 lists external frequencies required to achieve a standard baud rate of 9600 BPS. Other standard baud rates can be accomplished using proportionally higher or lower frequency generators. If using a crystal as the clock source, be aware of the upper frequency limit that the internal clock module can handle. See **Section 23. Electrical Specifications** for this limit.

Table 10-3. Monitor Baud Rate Selection

External Frequency	$\overline{\text{IRQ}}$	PTC1	Internal Frequency	Baud Rate (BPS)
4.9152 MHz	V_{TST}	0	2.4576 MHz	9600
9.8304 MHz	V_{TST}	1	2.4576 MHz	9600
9.8304 MHz	V_{DD}	X	2.4576 MHz	9600
32.768 kHz	V_{SS}	X	2.4576 MHz	9600

10.4.5 Commands

The monitor ROM firmware uses these commands:

- READ (read memory)
- WRITE (write memory)
- IREAD (indexed read)
- IWRITE (indexed write)
- READSP (read stack pointer)
- RUN (run user program)

The monitor ROM firmware echoes each received byte back to the PTA0 pin for error checking. An 11-bit delay at the end of each command allows the host to send a break character to cancel the command. A delay of two bit times occurs before each echo and before READ, IREAD, or READSP data is returned. The data returned by a read command appears after the echo of the last byte of the command.

NOTE: *Wait one bit time after each echo before sending the next byte.*

10.6.8 EE_READ

EE_READ is used to load the data array in RAM with a set of data from FLASH.

Table 10-18. EE_READ Routine

Routine Name	EE_READ
Routine Description	Emulated EEPROM read. Data size ranges from 2 to 15 bytes at a time.
Calling Address	\$FC03
Stack Used	15 bytes
Data Block Format	Bus speed (BUS_SPD) Data size (DATASIZE) Starting address (ADDRH) ⁽¹⁾ Starting address (ADDRL) ⁽¹⁾ Data 1 : Data N

Notes:

1. The start address must be a page boundary start address, e.g. \$xx00 or \$xx80.

The EE_READ routine reads data stored by the EE_WRITE routine. An EE_READ call will retrieve the last data written to a FLASH page and loaded into the data array in RAM. Same as EE_WRITE, the data size indicated by DATASIZE is 2 to 15, and the start address ADDRH:ADDRL must be the FLASH page boundary address.

The coding example below uses the data stored by the EE_WRITE coding example (see [10.6.7 EE_WRITE](#)). It loads the 15-byte data set stored in the \$EF00–\$EE7F page to the data array in RAM. The initialization subroutine is the same as the coding example for EE_WRITE (see [10.6.7 EE_WRITE](#)).

```

EE_READ      EQU      $FC03

MAIN:
    BSR      INITIALIZATION
    :
    :
    LDHX     FILE_PTR
    JSR      EE_READ
    :
```

11.7.1 Wait Mode

The TIM remains active after the execution of a WAIT instruction. In wait mode, the TIM registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIM can bring the MCU out of wait mode.

If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before executing the WAIT instruction.

11.7.2 Stop Mode

The TIM is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions or the state of the TIM counter. TIM operation resumes when the MCU exits stop mode after an external interrupt.

11.8 TIM During Break Interrupts

A break interrupt stops the TIM counter.

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state. (See [9.8.3 SIM Break Flag Control Register](#).)

To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit.

13.7 SCI Functional Description

Figure 13-5 shows the structure of the SCI.




Figure 13-5. SCI Module Block Diagram

M — Mode (Character Length) Bit

This read/write bit determines whether SCI characters are eight or nine bits long. (See [Table 13-6](#).) The ninth bit can serve as an extra stop bit, as a receiver wakeup signal, or as a parity bit. Reset clears the M bit.

- 1 = 9-bit SCI characters
- 0 = 8-bit SCI characters

WAKE — Wakeup Condition Bit

This read/write bit determines which condition wakes up the SCI: a logic 1 (address mark) in the most significant bit position of a received character or an idle condition on the RxD pin. Reset clears the WAKE bit.

- 1 = Address mark wakeup
- 0 = Idle line wakeup

ILTY — Idle Line Type Bit

This read/write bit determines when the SCI starts counting logic 1s as idle character bits. The counting begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string of logic 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions. Reset clears the ILTY bit.

- 1 = Idle character bit count begins after stop bit
- 0 = Idle character bit count begins after start bit

PEN — Parity Enable Bit

This read/write bit enables the SCI parity function. (See [Table 13-6](#).) When enabled, the parity function inserts a parity bit in the most significant bit position. (See [Figure 13-6](#).) Reset clears the PEN bit.

- 1 = Parity function enabled
- 0 = Parity function disabled



The following paragraphs describe the operation of the SPI module.

Serial Peripheral Interface Module (SPI)




Figure 14-7. Transmission Start Delay (Master)

Input/Output (I/O) Ports

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0000	Port A Data Register (PTA)	Read:	PTA7	PTA6	PTA5	PTA4	PTA3	PTA2	PTA1	PTA0
		Write:								
		Reset:	Unaffected by reset							
\$0001	Port B Data Register (PTB)	Read:	PTB7	PTB6	PTB5	PTB4	PTB3	PTB2	PTB1	PTB0
		Write:								
		Reset:	Unaffected by reset							
\$0002	Port C Data Register (PTC)	Read:	PTC7	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0
		Write:								
		Reset:	Unaffected by reset							
\$0003	Port D Data Register (PTD)	Read:	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0
		Write:								
		Reset:	Unaffected by reset							
\$0004	Data Direction Register A (DDRA)	Read:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0005	Data Direction Register B (DDRB)	Read:	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0006	Data Direction Register C (DDRC)	Read:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$0007	Data Direction Register D (DDRD)	Read:	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0
		Write:								
		Reset:	0	0	0	0	0	0	0	0
\$000C	Port-B LED Control Register (LEDB)	Read:	0	0	LEDB5	LEDB4	LEDB3	LEDB2	LEDB1	LEDB0
		Write:								
		Reset:	0	0	0	0	0	0	0	0

Figure 17-1. I/O Port Register Summary

Section 21. Low-Voltage Inhibit (LVI)

21.1 Contents

21.2	Introduction	377
21.3	Features	377
21.4	Functional Description	378
21.4.1	Interrupt LVI Operation	380
21.4.2	Forced Reset Operation	380
21.4.3	Voltage Hysteresis Protection	380
21.4.4	LVI Trip Selection	381
21.5	LVI Status Register	381
21.6	Low-Power Modes	382
21.6.1	Wait Mode	382
21.6.2	Stop Mode	382

21.2 Introduction

This section describes the low-voltage inhibit (LVI) module, which monitors the voltage on the V_{DD} pin and can force a reset when the V_{DD} voltage falls below the LVI trip falling voltage, V_{TRIPF} .

21.3 Features

Features of the LVI module include:

- Programmable LVI interrupt and reset
- Selectable LVI trip voltage
- Programmable stop mode operation

Section 25. Ordering Information

25.1 Contents

25.2 Introduction.....411

25.3 MC Order Numbers411

25.2 Introduction

This section contains ordering numbers for the MC68HC908LJ12.

25.3 MC Order Numbers

Table 25-1. MC Order Numbers

MC Order Number	Package	Operating Temperature Range
MC68HC908LJ12CFB	52-pin LQFP	–40 °C to +85 °C
MC68HC908LJ12CPB	64-pin LQFP	–40 °C to +85 °C
MC68HC908LJ12CFU	64-pin QFP	–40 °C to +85 °C