



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, WDT |
| Number of I/O | 49 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V |
| Data Converters | A/D 15x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-QFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352pfm-g-jne1 |

MB90350 Series

■ FEATURES

• Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction : 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- Built-in clock modulation circuit

• 16 Mbytes CPU memory space

- 24-bit internal addressing

• Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

• Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

• Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

• Increased processing speed

- 4-byte instruction queue

• Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

• Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI²OS) : up to 16 channels
- DMA : up to 16 channels

• Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

• Process

- CMOS technology

(Continued)

MB90350 Series

(Continued)

| Part Number Parameter | MB90F356A, MB90F357A | MB90F356TA, MB90F357TA | MB90F356AS, MB90F357AS | MB90F356TAS, MB90F357TAS |
|---------------------------------------|--|---------------------------|---------------------------|-----------------------------|
| 16-bit Input Capture | 6 channels | | | |
| | Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt. | | | |
| 8/16-bit Programmable Pulse Generator | 6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12 | | | |
| | Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : f_{sys} , $f_{sys}/2^1$, $f_{sys}/2^2$, $f_{sys}/2^3$, $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$ (f_{sys} = Machine clock frequency, f_{osc} = Oscillation clock frequency) | | | |
| CAN Interface | 1 channel | | | |
| | Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps. | | | |
| External Interrupt | 8 channels | | | |
| | Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA. | | | |
| D/A converter | — | | | |
| I/O Ports | Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin) | | | |
| Flash Memory | Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erased-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only) | | | |
| Corresponding EVA name | MB90V340A-104 | | MB90V340A-103 | |

*1 : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.
Please refer to the Emulator hardware manual about details.

*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

MB90350 Series

| Pin No. LQFP64* | Pin name | Circuit type | Function |
|--------------------|--------------------------------|--------------|--|
| 54 | P30 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| | ALE | | Address latch enable output pin. This function is enabled when external bus is enabled. |
| | IN4 | | Data sample input pin for input capture ICU4 |
| 55 | P31 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
| | \overline{RD} | | Read strobe output pin for data bus. This function is enabled when external bus is enabled. |
| | IN5 | | Data sample input pin for input capture ICU5 |
| 56 | P32 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the $\overline{WR}/\overline{WRL}$ pin output disabled. |
| | $\overline{WR}/\overline{WRL}$ | | Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WRL}$ pin output are enabled. \overline{WRL} is used to write-strobe 8 lower bits of the data bus in 16-bit access. \overline{WR} is used to write-strobe 8 bits of the data bus in 8-bit access. |
| | INT10R | | External interrupt request input pin for INT10 |
| 57 | P33 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the \overline{WRH} pin output disabled. |
| | \overline{WRH} | | Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the \overline{WRH} output pin is enabled. |
| 58 | P34 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled. |
| | HRQ | | Hold request input pin. This function is enabled when both the external bus and the hold function are enabled. |
| | OUT4 | | Waveform output pin for output compare OCU4 |
| 59 | P35 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled. |
| | \overline{HAK} | | Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled. |
| | OUT5 | | Waveform output pin for output compare OCU5 |
| 60 | P36 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled. |
| | RDY | | Ready input pin. This function is enabled when both the external bus and the external ready function are enabled. |
| | OUT6 | | Waveform output pin for output compare OCU6 |

(Continued)

(Continued)

| Pin No. LQFP64* | Pin name | Circuit type | Function |
|--------------------|------------------|--------------|---|
| 61 | P37 | G | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled. |
| | CLK | | CLK output pin. This function is enabled when both the external bus and CLK output are enabled. |
| | OUT7 | | Waveform output pin for output compare OCU7 |
| 62, 63 | P60, P61 | I | General purpose I/O ports |
| | AN0, AN1 | | Analog input pins for A/D converter |
| 64 | AV _{CC} | K | V _{CC} power input pin for analog circuits |
| 2 | AVRH | L | Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{CC} . |
| 1 | AV _{SS} | K | V _{SS} power input pin for analog circuits |
| 22, 23 | MD1, MD0 | C | Input pins for specifying the operating mode |
| 21 | MD2 | D | Input pin for specifying the operating mode |
| 49 | V _{CC} | — | Power (3.5 V to 5.5 V) input pin |
| 18, 48 | V _{SS} | — | Power (0 V) input pins |
| 50 | C | K | This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μ F ceramic capacitor. |

* : FPT-64P-M09, FPT-64P-M23, FPT-64P-M24

16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01_H is written in the security byte, the flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

| | Flash memory size | Address for security bit |
|---|------------------------------|--------------------------|
| MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S) | Embedded 1 Mbit Flash Memory | FE0001 _H |

17. Correspondence with T_A = +105 °C or more

If used exceeding T_A = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

| Detection voltage |
|-------------------|
| 4.0 V ± 0.3 V |

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to “1” and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.


| Interval time |
|---|
| 2 ²⁰ /F _C (approx. 262 ms*) |

* : This value assumes the interval time at an oscillation clock frequency of 4 MHz.

During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

MB90350 Series

- MB90F357A (S) , MB90F357TA (S) , MB90F356A (S) , MB90F356TA (S) , MB90357A (S) , MB90357TA (S) , MB90356A (S) , MB90356TA (S)



MB90350 Series

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|------------------------------------|--|-------------------|--------|---|------------------------|
| 5E _H | Output Compare Control Status Register 6 | OCS6 | R/W | Output Compare 6/7 | 0000XX00 _B |
| 5F _H | Output Compare Control Status Register 7 | OCS7 | R/W | | 0XX00000 _B |
| 60 _H | Timer Control Status Register 0 | TMCSR0 | R/W | 16-bit Reload Timer 0 | 00000000 _B |
| 61 _H | Timer Control Status Register 0 | TMCSR0 | R/W | | XXXX0000 _B |
| 62 _H | Timer Control Status Register 1 | TMCSR1 | R/W | 16-bit Reload Timer 1 | 00000000 _B |
| 63 _H | Timer Control Status Register 1 | TMCSR1 | R/W | | XXXX0000 _B |
| 64 _H | Timer Control Status Register 2 | TMCSR2 | R/W | 16-bit Reload Timer 2 | 00000000 _B |
| 65 _H | Timer Control Status Register 2 | TMCSR2 | R/W | | XXXX0000 _B |
| 66 _H | Timer Control Status Register 3 | TMCSR3 | R/W | 16-bit Reload Timer 3 | 00000000 _B |
| 67 _H | Timer Control Status Register 3 | TMCSR3 | R/W | | XXXX0000 _B |
| 68 _H | A/D Control Status Register 0 | ADCS0 | R/W | A/D Converter | 000XXXX0 _B |
| 69 _H | A/D Control Status Register 1 | ADCS1 | R/W | | 0000000X _B |
| 6A _H | A/D Data Register 0 | ADCR0 | R | | 00000000 _B |
| 6B _H | A/D Data Register 1 | ADCR1 | R | | XXXXXX00 _B |
| 6C _H | ADC Setting Register 0 | ADSR0 | R/W | | 00000000 _B |
| 6D _H | ADC Setting Register 1 | ADSR1 | R/W | | 00000000 _B |
| 6E _H | Low Voltage/CPU Operation Detection Reset Control Register | LVRC | R/W, W | Low Voltage/CPU Operation Detection Reset | 00111000 _B |
| 6F _H | ROM Mirror Function Select Register | ROMM | W | ROM Mirror | XXXXXXXX1 _B |
| 70 _H to 7F _H | Reserved | | | | |
| 80 _H to 8F _H | Reserved for CAN Interface 1. Refer to “■ CAN CONTROLLERS” | | | | |
| 90 _H to 9A _H | Reserved | | | | |
| 9B _H | DMA Descriptor Channel Specification Register | DCSR | R/W | DMA | 00000000 _B |
| 9C _H | DMA Status Register L | DSRL | R/W | | 00000000 _B |
| 9D _H | DMA Status Register H | DSRH | R/W | | 00000000 _B |
| 9E _H | Address Detect Control Register 0 | PACSR0 | R/W | Address Match Detection 0 | 00000000 _B |
| 9F _H | Delayed Interrupt/Release Register | DIRR | R/W | Delayed Interrupt | XXXXXXXX0 _B |
| A0 _H | Low-power Consumption Mode Control Register | LPMCR | W,R/W | Low Power Consumption Control Circuit | 00011000 _B |
| A1 _H | Clock Selection Register | CKSCR | R,R/W | Low Power Consumption Control Circuit | 11111100 _B |
| A2 _H , A3 _H | Reserved | | | | |

(Continued)

MB90350 Series

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|---|------------------------------------|-------------------|--------|--------------------------|------------------------|
| 792C _H | Input Capture Register 6 | IPCP6 | R | Input Capture 6/7 | XXXXXXXX _B |
| 792D _H | Input Capture Register 6 | IPCP6 | R | | XXXXXXXX _B |
| 792E _H | Input Capture Register 7 | IPCP7 | R | | XXXXXXXX _B |
| 792F _H | Input Capture Register 7 | IPCP7 | R | | XXXXXXXX _B |
| 7930 _H to 7937 _H | Reserved | | | | |
| 7938 _H | Output Compare Register 4 | OCCP4 | R/W | Output Compare 4/5 | XXXXXXXX _B |
| 7939 _H | Output Compare Register 4 | OCCP4 | R/W | | XXXXXXXX _B |
| 793A _H | Output Compare Register 5 | OCCP5 | R/W | | XXXXXXXX _B |
| 793B _H | Output Compare Register 5 | OCCP5 | R/W | | XXXXXXXX _B |
| 793C _H | Output Compare Register 6 | OCCP6 | R/W | Output Compare 6/7 | XXXXXXXX _B |
| 793D _H | Output Compare Register 6 | OCCP6 | R/W | | XXXXXXXX _B |
| 793E _H | Output Compare Register 7 | OCCP7 | R/W | | XXXXXXXX _B |
| 793F _H | Output Compare Register 7 | OCCP7 | R/W | | XXXXXXXX _B |
| 7940 _H | Timer Data Register 0 | TCDT0 | R/W | I/O Timer 0 | 00000000 _B |
| 7941 _H | Timer Data Register 0 | TCDT0 | R/W | | 00000000 _B |
| 7942 _H | Timer Control Status Register 0 | TCCSL0 | R/W | | 00000000 _B |
| 7943 _H | Timer Control Status Register 0 | TCCSH0 | R/W | | 0XXXXXXXX _B |
| 7944 _H | Timer Data Register 1 | TCDT1 | R/W | I/O Timer 1 | 00000000 _B |
| 7945 _H | Timer Data Register 1 | TCDT1 | R/W | | 00000000 _B |
| 7946 _H | Timer Control Status Register 1 | TCCSL1 | R/W | | 00000000 _B |
| 7947 _H | Timer Control Status Register 1 | TCCSH1 | R/W | | 0XXXXXXXX _B |
| 7948 _H | Timer Register 0/Reload Register 0 | TMR0/ TMRLR0 | R/W | 16-bit Reload Timer 0 | XXXXXXXX _B |
| 7949 _H | | | R/W | | XXXXXXXX _B |
| 794A _H | Timer Register 1/Reload Register 1 | TMR1/ TMRLR1 | R/W | 16-bit Reload Timer 1 | XXXXXXXX _B |
| 794B _H | | | R/W | | XXXXXXXX _B |
| 794C _H | Timer Register 2/Reload Register 2 | TMR2/ TMRLR2 | R/W | 16-bit Reload Timer 2 | XXXXXXXX _B |
| 794D _H | | | R/W | | XXXXXXXX _B |
| 794E _H | Timer Register 3/Reload Register 3 | TMR3/ TMRLR3 | R/W | 16-bit Reload Timer 3 | XXXXXXXX _B |
| 794F _H | | | R/W | | XXXXXXXX _B |

(Continued)

MB90350 Series

| Address | Register | Abbrevia- tion | Access | Resource name | Initial value |
|---|---|-------------------|-------------|------------------------------|-----------------------|
| 7950 _H | Serial Mode Register 3 | SMR3 | W, R/W | UART3 | 00000000 _B |
| 7951 _H | Serial Control Register 3 | SCR3 | W, R/W | | 00000000 _B |
| 7952 _H | Reception/Transmission Data Register 3 | RDR3/ TDR3 | R/W | | 00000000 _B |
| 7953 _H | Serial Status Register 3 | SSR3 | R,R/W | | 00001000 _B |
| 7954 _H | Extended Communication Control Register 3 | ECCR3 | R,W, R/W | | 000000XX _B |
| 7955 _H | Extended Status/Control Register 3 | ESCR3 | R/W | | 00000100 _B |
| 7956 _H | Baud Rate Generator Register 30 | BGR30 | R/W | | 00000000 _B |
| 7957 _H | Baud Rate Generator Register 31 | BGR31 | R/W | | 00000000 _B |
| 7958 _H , 7959 _H | Reserved | | | | |
| 7960 _H | Clock Monitor Function Control Register | CSVCR | R, R/W | Clock Monitor | 00011100 _B |
| 7961 _H to 796D _H | Reserved | | | | |
| 796E _H | CAN Direct Mode Register | CDMR | R/W | CAN Clock Sync | XXXXXXX0 _B |
| 796F _H | Reserved | | | | |
| 7970 _H | I ² C Bus Status Register 0 | IBSR0 | R | I ² C Interface 0 | 00000000 _B |
| 7971 _H | I ² C Bus Control Register 0 | IBCR0 | W,R/W | | 00000000 _B |
| 7972 _H | I ² C 10-bit Slave Address Register 0 | ITBAL0 | R/W | | 00000000 _B |
| 7973 _H | | ITBAH0 | R/W | | 00000000 _B |
| 7974 _H | I ² C 10-bit Slave Address Mask Register 0 | ITMKL0 | R/W | | 11111111 _B |
| 7975 _H | | ITMKH0 | R/W | | 00111111 _B |
| 7976 _H | I ² C 7-bit Slave Address Register 0 | ISBA0 | R/W | | 00000000 _B |
| 7977 _H | I ² C 7-bit Slave Address Mask Register 0 | ISMK0 | R/W | | 01111111 _B |
| 7978 _H | I ² C data register 0 | IDAR0 | R/W | | 00000000 _B |
| 7979 _H , 797A _H | Reserved | | | | |
| 797B _H | I ² C Clock Control Register 0 | ICCR0 | R/W | I ² C Interface 0 | 00011111 _B |
| 797C _H to 79A1 _H | Reserved | | | | |
| 79A2 _H | Flash Write Control Register 0 | FWR0 | R/W | Dual Operation Flash | 00000000 _B |
| 79A3 _H | Flash Write Control Register 1 | FWR1 | R/W | | 00000000 _B |
| 79A4 _H | Sector Change Setting Register | SSR0 | R/W | | 00XXXXX0 _B |
| 79A5 _H to 79C1 _H | Reserved | | | | |

(Continued)

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers

| Address | Register | Abbreviation | Access | Initial Value |
|---------------------|-------------------------------------|--------------|--------|-----------------------|
| CAN1 | | | | |
| 000080 _H | Message buffer enable register | BVALR | R/W | 00000000 _B |
| 000081 _H | | | | 00000000 _B |
| 000082 _H | Transmit request register | TREQR | R/W | 00000000 _B |
| 000083 _H | | | | 00000000 _B |
| 000084 _H | Transmit cancel register | TCANR | W | 00000000 _B |
| 000085 _H | | | | 00000000 _B |
| 000086 _H | Transmission complete register | TCR | R/W | 00000000 _B |
| 000087 _H | | | | 00000000 _B |
| 000088 _H | Receive complete register | RCR | R/W | 00000000 _B |
| 000089 _H | | | | 00000000 _B |
| 00008A _H | Remote request receiving register | RRTRR | R/W | 00000000 _B |
| 00008B _H | | | | 00000000 _B |
| 00008C _H | Receive overrun register | ROVRR | R/W | 00000000 _B |
| 00008D _H | | | | 00000000 _B |
| 00008E _H | Reception interrupt enable register | RIER | R/W | 00000000 _B |
| 00008F _H | | | | 00000000 _B |

(Continued)

MB90350 Series



2. Recommended Operating Conditions

(V_{SS} = AV_{SS} = 0 V)

| Parameter | Symbol | Value | | | Unit | Remarks |
|-----------------------|---------------------------------------|-------|-----|------|------|---|
| | | Min | Typ | Max | | |
| Power supply voltage | V _{CC} , AV _{CC} | 4.0 | 5.0 | 5.5 | V | Under normal operation |
| | | 3.5 | 5.0 | 5.5 | V | Under normal operation, when not using the A/D converter and not Flash programming. |
| | | 4.5 | 5.0 | 5.5 | V | When External bus is used. |
| | | 3.0 | — | 5.5 | V | Maintains RAM data in stop mode |
| Smooth capacitor | C _S | 0.1 | — | 1.0 | μF | Use a ceramic capacitor or capacitor of better AC characteristics. Bypass capacitor at the V _{CC} pin should be greater than this capacitor. |
| Operating temperature | T _A | −40 | — | +105 | °C | MB90F352(S) f _{CP} ≤ 24MHz |
| | | −40 | — | +125 | °C | *, MB90F352(S) f _{CP} ≤ 16MHz, Devices with A-suffix |

* : If used exceeding T_A = +105 °C, be sure to contact Fujitsu for reliability limitations.

• C Pin Connection Diagram



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB90350 Series

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

| Parameter | Sym- bol | Pin | Condition | Value | | | Unit | Remarks |
|-------------------------|-------------------|-----------------|---|-------|-----|-----|------|--|
| | | | | Min | Typ | Max | | |
| Power supply current | I _{CCLS} | V _{CC} | V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep T _A = +25°C | — | 60 | 200 | μA | MB90F356A MB90F357A MB90356A MB90357A |
| | | | V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C | — | 60 | 200 | μA | MB90F356AS MB90F357AS MB90356AS MB90357AS |
| | | | V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep T _A = +25°C | — | 70 | 150 | μA | MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA |
| | | | V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At sub sleep T _A = +25°C | — | 110 | 300 | μA | MB90F356TA MB90F357TA MB90356TA MB90357TA |
| | | | V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T _A = +25°C | — | 110 | 300 | μA | MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS |
| | I _{CCT} | | V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode T _A = +25°C | — | 10 | 35 | μA | MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A |

(Continued)

(Continued)


(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

| Parameter | Symbol | Pin | Value | | | Unit | Remarks |
|---|-----------|-----|-------|-------|-----|---------------|--|
| | | | Min | Typ | Max | | |
| Internal operating clock frequency (machine clock) | f_{CP} | — | 1.5 | — | 24 | MHz | MB90F352/(S), MB90F351/(S) When using main clock ($T_A \leq +105\text{ }^{\circ}\text{C}$) |
| | | | | | 16 | | MB90F352/(S), MB90F351/(S) When using main clock ($T_A \leq +125\text{ }^{\circ}\text{C}$) |
| | | | 1.5 | — | 24 | MHz | Device other than above, When using main clock |
| | f_{CPL} | — | — | 8.192 | 50 | kHz | When using sub clock |
| Internal operating clock cycle time (machine clock) | t_{CP} | — | 41.67 | — | 666 | ns | MB90F352/(S), MB90F351/(S) When using main clock ($T_A \leq +105\text{ }^{\circ}\text{C}$) |
| | | | 62.5 | | | | MB90F352/(S), MB90F351/(S) When using main clock ($T_A \leq +125\text{ }^{\circ}\text{C}$) |
| | | | 41.67 | — | 666 | ns | Device other than above, When using main clock |
| | t_{CPL} | — | 20 | 122.1 | — | μs | When using sub clock |

• Clock Timing




(6) Bus Timing (Write)

($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $f_{CP} \leq 24\text{ MHz}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
|---|------------|---|-----------|--------------------------|-----|------|---------|
| | | | | Min | Max | | |
| Valid address $\Rightarrow \overline{WR} \downarrow$ time | t_{AVWL} | A21 to A16, AD15 to AD00, \overline{WR} | — | $t_{CP} - 15$ | — | ns | |
| \overline{WR} pulse width | t_{WLWH} | \overline{WR} | | $(n^* + 3/2)t_{CP} - 20$ | — | ns | |
| Valid data output $\Rightarrow \overline{WR} \uparrow$ time | t_{DVWH} | AD15 to AD00, \overline{WR} | | $(n^* + 3/2)t_{CP} - 20$ | — | ns | |
| $\overline{WR} \uparrow \Rightarrow$ Data hold time | t_{WHDX} | AD15 to AD00, \overline{WR} | | 15 | — | ns | |
| $\overline{WR} \uparrow \Rightarrow$ Address valid time | t_{WHAX} | A21 to A16, \overline{WR} | | $t_{CP}/2 - 10$ | — | ns | |
| $\overline{WR} \uparrow \Rightarrow$ ALE \uparrow time | t_{WHLH} | \overline{WR} , ALE | | $t_{CP}/2 - 15$ | — | ns | |
| $\overline{WR} \downarrow \Rightarrow$ CLK \uparrow time | t_{WLCH} | \overline{WR} , CLK | | $t_{CP}/2 - 15$ | — | ns | |

* : n: Number of ready cycles



MB90350 Series

(9) UART 2/3

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)


| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
|--|------------|------------------------|--|---------------------|-----|------|---------|
| | | | | Min | Max | | |
| Serial clock cycle time | t_{SCYC} | SCK2, SCK3 | Internal shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$ | $8\text{ }t_{CP}^*$ | — | ns | |
| SCK $\downarrow \rightarrow$ SOT delay time | t_{SLOV} | SCK2, SCK3, SOT2, SOT3 | | -80 | +80 | ns | |
| Valid SIN \rightarrow SCK \uparrow | t_{IVSH} | SCK2, SCK3, SIN2, SIN3 | | 100 | — | ns | |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | t_{SHIX} | SCK2, SCK3, SIN2, SIN3 | | 60 | — | ns | |
| Serial clock "H" pulse width | t_{SHSL} | SCK2, SCK3 | External shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$ | $4\text{ }t_{CP}$ | — | ns | |
| Serial clock "L" pulse width | t_{SLSH} | SCK2, SCK3 | | $4\text{ }t_{CP}$ | — | ns | |
| SCK $\downarrow \rightarrow$ SOT delay time | t_{SLOV} | SCK2, SCK3, SOT2, SOT3 | | — | 150 | ns | |
| Valid SIN \rightarrow SCK \uparrow | t_{IVSH} | SCK2, SCK3, SIN2, SIN3 | | 60 | — | ns | |
| SCK $\uparrow \rightarrow$ Valid SIN hold time | t_{SHIX} | SCK2, SCK3, SIN2, SIN3 | | 60 | — | ns | |

* : Refer to “(1) Clock timing” rating for t_{CP} (internal operating clock cycle time).


Notes : • AC characteristic in CLK synchronized mode.

• C_L is load capacity value of pins when testing.

• Internal Shift Clock Mode



• External Shift Clock Mode



(10) Trigger Input Timing

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

| Parameter | Symbol | Pin | Condition | Value | | Unit | Remarks |
|-------------------|--------------------------|--|-----------|-------------|-----|------|---------|
| | | | | Min | Max | | |
| Input pulse width | t_{TRGH} t_{TRGL} | INT8 to INT15, INT9R to INT11R, ADTG | — | $5\ t_{CP}$ | — | ns | |



(13) I²C Timing

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

| Parameter | Symbol | Condition | Standard-mode | | Fast-mode*4 | | Unit |
|---|-------------|---|---------------|-------------|-------------|------------|---------------|
| | | | Min | Max | Min | Max | |
| SCL clock frequency | f_{SCL} | $R = 1.7\text{ k}\Omega$, $C = 50\text{ pF}^{*1}$ | 0 | 100 | 0 | 400 | kHz |
| Hold time for (repeated) START condition $SDA\downarrow \rightarrow SCL\downarrow$ | t_{HDSTA} | | 4.0 | — | 0.6 | — | μs |
| "L" width of the SCL clock | t_{LOW} | | 4.7 | — | 1.3 | — | μs |
| "H" width of the SCL clock | t_{HIGH} | | 4.0 | — | 0.6 | — | μs |
| Set-up time for a repeated START condition $SCL\uparrow \rightarrow SDA\downarrow$ | t_{SUSTA} | | 4.7 | — | 0.6 | — | μs |
| Data hold time $SCL\downarrow \rightarrow SDA\downarrow\uparrow$ | t_{HDDAT} | | 0 | 3.45^{*2} | 0 | 0.9^{*3} | μs |
| Data set-up time $SDA\downarrow\uparrow \rightarrow SCL\uparrow$ | t_{SUDAT} | | 250^{*5} | — | 100^{*5} | — | ns |
| Set-up time for STOP condition $SCL\uparrow \rightarrow SDA\uparrow$ | t_{SUSTO} | | 4.0 | — | 0.6 | — | μs |
| Bus free time between STOP condition and START condition | t_{BUS} | | 4.7 | — | 1.3 | — | μs |

*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.


*2 : The maximum t_{HDDAT} has only to be met if the device does not stretch the "L" width (t_{LOW}) of the SCL signal.

*3 : A Fast-mode I²C -bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \geq 250\text{ ns}$ must then be met.

*4 : For use at over 100 kHz, set the machine clock to at least 6 MHz.

*5 : Refer to "• Note of SDA, SCL set-up time".

• Note of SDA, SCL set-up time




MB90350 Series

Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.


Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

- Timing definition



6. Definition of A/D Converter Terms

| | |
|------------------------------|--|
| Resolution | : Analog variation that is recognized by an A/D converter. |
| Non linearity error | : Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics. |
| Differential linearity error | : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value. |
| Total error | : Difference between an actual value and a theoretical value. A total error includes zero transition error, full-scale transition error, and linear error. |



$$\text{Total error of digital output "N"} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB} = (\text{Ideal value}) \frac{AVRH - AVss}{1024} \text{ [V]}$$

N : A/D converter digital output value

$$V_{OT} (\text{Ideal value}) = AVss + 0.5 \text{ LSB [V]}$$

$$V_{FST} (\text{Ideal value}) = AVRH - 1.5 \text{ LSB [V]}$$

V_{NT} : A voltage at which digital output transits from (N - 1) to N.

(Continued)

MB90350 Series

(Continued)

| Part number | Package | Remarks |
|-----------------|--|--|
| MB90F351APMC1 | 64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch | Dual operation Flash memory products* (64 Kbytes) |
| MB90F351ASPMC1 | | |
| MB90F351TAPMC1 | | |
| MB90F351TASPMC1 | | |
| MB90F356APMC1 | | |
| MB90F356ASPMC1 | | |
| MB90F356TAPMC1 | | |
| MB90F356TASPMC1 | | |
| MB90F352APMC1 | 64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch | Dual operation Flash memory products* (128 Kbytes) |
| MB90F352ASPMC1 | | |
| MB90F352TAPMC1 | | |
| MB90F352TASPMC1 | | |
| MB90F357APMC1 | | |
| MB90F357ASPMC1 | | |
| MB90F357TAPMC1 | | |
| MB90F357TASPMC1 | | |
| MB90351APMC1 | 64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch | MASK ROM products* (64 Kbytes) |
| MB90351ASPMC1 | | |
| MB90351TAPMC1 | | |
| MB90351TASPMC1 | | |
| MB90356APMC1 | | |
| MB90356ASPMC1 | | |
| MB90356TAPMC1 | | |
| MB90356TASPMC1 | | |
| MB90352APMC1 | 64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch | MASK ROM products* (128 Kbytes) |
| MB90352ASPMC1 | | |
| MB90352TAPMC1 | | |
| MB90352TASPMC1 | | |
| MB90357APMC1 | | |
| MB90357ASPMC1 | | |
| MB90357TAPMC1 | | |
| MB90357TASPMC1 | | |
| MB90V340A-101 | 299-pin ceramic PGA PGA-299C-A01 | Device for evaluation |
| MB90V340A-102 | | |
| MB90V340A-103 | | |
| MB90V340A-104 | | |

* : These devices are under development.