

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	49
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352pfm-g-sne1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■ PRODUCT LINEUP 1

Part Number	MD005254	MD0052540	MD005254.4	MDOOF254TA	MD00F2F4AC			
Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS		
CPU		F ² MC-16LX CPU						
System clock			×1, ×2, ×3, ×4, n time : 42 ns (6)		
ROM	Flash memory 64Kbytes : M 128Kbytes : M	1B90F351(S)	64Kbytes: N	()	MB90F351TA(MB90F352TA(,		
RAM			4 Kb	oytes				
Emulator-specific power supply*1			_	_				
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Y	es	N	0		
Clock monitor function			N	lo				
Low voltage/CPU operation detection reset	N	lo	No	Yes	No	Yes		
Operating voltage range	4.0 V to 5.5 V		rating (not usin converter/Flash nal bus		r)			
Operating temperature range	-40 °C to +10 up to 16 MHz r	5 °C (+125 °C machine clock)		–40 °C to	o +125 °C			
Package			LQF	P-64				
UART	Special synch	ronous options	2 cha ngs using a deo for adapting to er as master or	different synch	ronous serial pr	otocols		
I ² C (400 Kbps)			1 cha	annel				
			15 cha	annels				
A/D Converter	10-bit or 8-bit Conversion tin		cludes sample	time (per one o	channel)			
16-bit Reload Timer (4 channels)		k frequency : f rnal Event Cou	sys/2¹, fsys/2³, f nt function.	fsys/2⁵ (fsys =	Machine clock f	requency)		
	I/O Timer 0 (cl I/O Timer 1 (cl	ock input FRCI ock input FRCI	 corresponds corresponds 	s to ICU 0/1. s to ICU 4/5/6/7	7, OCU 4/5/6/7.			
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)							
16-bit Output			4 cha	innels				
Compare			bit I/O Timer m an be used to g			gisters.		

■ PRODUCT LINEUP 3

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS			
CPU	F ² MC-16LX CPU						
System clock		• • • • •	×6, 1/2 when PLL stop oscillation clock 4 MHz	,			
ROM		nemory 56A(S), MB90F356TA(57A(S), MB90F357TA(
RAM		4 Kb	oytes				
Emulator-specific power supply*1		_	_				
Sub clock pin (X0A, X1A)	Ye	es	(internal CR oscilla	lo tion can be used as clock)			
Clock monitor function		Y	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes			
Operating voltage range		mal operating (not usin ng A/D converter/Flash ng external bus					
Operating temperature range		-40 °C to	o +125 °C				
Package		LQF	P-64				
UART	Special synchronous	ate settings using a dec	different synchronous	serial protocols			
I ² C (400 Kbps)		1 cha	annel				
A/D Converter	10-bit or 8-bit resolutio Conversion time : Min	on	annels time (per one channel))			
16-bit Reload Timer (4 channels)	Operation clock freque Supports External Eve		fsys/2 ⁵ (fsys = Machine	e clock frequency)			
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.						
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)						
16-bit Output		4 cha	innels				
Compare			atches with output com enerate an output sign				

(Continued)

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS		
Farameter	6 channels					
16-bit Input Capture	Retains freerun timer value by (rising edge, falling edge or rising & falling edge) interrupt.					
8/16-bit		6 channels (16-bit) 8-bit reload c 8-bit reload registers 8-bit reload registers	counters \times 12 for L pulse width \times 12			
Programmable Pulse Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
		1 cha	annel	-		
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
	8 channels					
External Interrupt		lge, falling edge, startin O services (El²OS) and		t, external interrupt,		
D/A converter		_	_			
I/O Ports	All push-pull outputs Bit-wise settable as in Settable as CMOS sc	ns can be used as gen put/output or periphera hmitt trigger/ automotiv le for external bus (only	l module signal e inputs			
Flash Memory	Supports automatic programming, Embedded Algorithm ^{™*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)					
Corresponding EVA name	-	40A-104		340A-103		

*1: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

Pin No.		Circuit				
LQFP64*	Pin name	type	Function			
	P00 to P07		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
24 to 31	AD00 to AD07	G	Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.			
	INT8 to INT15		External interrupt request input pins for INT8 to INT15			
	P10		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
32	AD08	G	Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.			
	TIN1		Event input pin for reload timer1			
	P11		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
33	AD09	G	Input/output pin for external bus address data bus bit 9. This function is en- abled when external bus is enabled.			
	TOT1		Output pin for reload timer1			
	P12		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
34	AD10	Ν	Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.			
	SIN3		Serial data input pin for UART3			
	INT11R		External interrupt request input pin for INT11			
	P13		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
35	AD11	G	Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.			
	SOT3		Serial data output pin for UART3			
	P14		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
36	AD12	G	Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.			
	SCK3		Clock input/output pin for UART3			
37	P15	N	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
AD13			Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.			
38	P16	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
30	AD14	G	Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.			

9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified Vcc power supply voltage operating range. Therefore, the Vcc power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard V_{CC} power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note : Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01_{H} is written in the security byte, the flash memory is in the protected state by security. Therefore please do not write 01_{H} in this address if you do not use the security function. Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001н

17. Correspondence with $T_A = +105 \ ^\circ C$ or more

If used exceeding T_A = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage	÷
$4.0~\text{V}\pm0.3~\text{V}$	

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.


(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time	
220/Fc (approx. 262 ms*)	

 * : This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

• MB90V340A-103/104



Address	Register	Abbrevia- tion	Access	Resource name	Initial value
792С н	Input Capture Register 6	IPCP6	R		XXXXXXXX
792D н	Input Capture Register 6	IPCP6	R	Input Conturo 6/7	XXXXXXXX
792Е н	Input Capture Register 7	IPCP7	R	Input Capture 6/7	XXXXXXXX
792F н	Input Capture Register 7	IPCP7	R		XXXXXXXX
7930н to 7937н		Reserve	ed		
7938 н	Output Compare Register 4	OCCP4	R/W		XXXXXXXX
7939 н	Output Compare Register 4	OCCP4	R/W	Output Compore 4/5	XXXXXXXX
793Ан	Output Compare Register 5	OCCP5	R/W	Output Compare 4/5	XXXXXXXX
793В н	Output Compare Register 5	OCCP5	R/W		XXXXXXXX
793Сн	Output Compare Register 6	OCCP6	R/W		XXXXXXXX
793D н	Output Compare Register 6	OCCP6	R/W	Output Compore 6/7	XXXXXXXX
793Е н	Output Compare Register 7	OCCP7	R/W	Output Compare 6/7	XXXXXXXX
793F н	Output Compare Register 7	OCCP7	R/W		XXXXXXXX
7940 н	Timer Data Register 0	TCDT0	R/W		0000000в
7941 н	Timer Data Register 0	TCDT0	R/W	I/O Timer 0	0000000в
7942 н	Timer Control Status Register 0	TCCSL0	R/W		0000000в
7943н	Timer Control Status Register 0	TCCSH0	R/W		0XXXXXXX
7944 н	Timer Data Register 1	TCDT1	R/W		0000000в
7945 н	Timer Data Register 1	TCDT1	R/W	I/O Timer 1	0000000в
7946 н	Timer Control Status Register 1	TCCSL1	R/W		0000000в
7947 н	Timer Control Status Register 1	TCCSH1	R/W		0XXXXXXXB
7948 н	Timer Degister 0/Delead Degister 0	TMR0/	R/W	16-bit Reload	XXXXXXXX
7949 н	- Timer Register 0/Reload Register 0	TMRLR0	R/W	Timer 0	XXXXXXXX
794Ан	Timer Degister 1/Delead Degister 1	TMR1/	R/W	16-bit Reload	XXXXXXXX
794В н	- Timer Register 1/Reload Register 1	TMRLR1	R/W	Timer 1	XXXXXXXX
794С н	Timer Degister 2/Delead Degister 2	TMR2/	R/W	16-bit Reload	XXXXXXXX
794D н	- Timer Register 2/Reload Register 2	TMRLR2	R/W	Timer 2	XXXXXXXX
794Е н	Timer Degister 2/Delead Degister 2	TMR3/	R/W	16-bit Reload	XXXXXXXX
794F н	Timer Register 3/Reload Register 3	TMRLR3	R/W	Timer 3	XXXXXXXX

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- · Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

Address	Persister	Abbreviation	Access	Initial Value	
CAN1	Register	Appreviation	Access		
000080н	Message buffer enable register	BVALR	R/W	0000000в	
000081н	message builer enable register	DVALIN	12/ 77	0000000в	
000082н	Transmit request register	TREQR	R/W	0000000в	
000083н	Transmit request register	INEQN	12/00	0000000в	
000084н	Transmit cancel register	TCANR	W	0000000в	
000085н	Hansmit cancer register	TOAIN	vv	0000000в	
000086н	Transmission complete register	TCR	R/W	0000000в	
000087н	Tansmission complete register	TOR	10/00	0000000в	
000088н	Receive complete register	Receive complete register RCR	R/W	0000000в	
000089н		Kok		0000000в	
00008Ан	Remote request receiving register	RRTRR	R/W	0000000в	
00008Bн	Remote request receiving register			0000000в	
00008Сн	Receive overrun register	ROVRR	R/W	0000000в	
00008Dн	Receive overfull register	NOVIN		0000000в	
00008Eн	Reception interrupt	RIER	R/W	0000000в	
00008Fн	enable register		10,00	0000000в	

List of Control Registers

Address	– Register	Abbreviation	Access	Initial Value	
CAN1	register	ADDIEVIALION	Access	Initial value	
007D00 н	Control status register	CSR	R/W, W	0XXXX0X1в	
007D01 н	Control status register	CSR	R/W, R	00XXX000b	
007D02н	Last event indicator register	LEIR	R/W	000Х000в	
007D03 н	 Last event indicator register 	LEIK	r//v	XXXXXXXXB	
007D04н	Receive/transmit error counter	RTEC	R	0000000в	
007D05н		RIEC	r.	0000000в	
007D06н	Bit timing register	BTR	R/W	11111111в	
007D07 н		DIK	R/VV	Х1111111в	
007D08н	IDE register	IDER	R/W	XXXXXXXXB	
007D09н		IDER	r\/ ¥¥	XXXXXXXXB	
007D0Ан	- Transmit RTR register	TRTRR	R/W	0000000в	
007D0Вн		INIKK	r//v	0000000в	
007D0Cн	Remote frame receive waiting	RFWTR	R/W	XXXXXXXXB	
007D0Dн	register	KEVVIK	R/VV	XXXXXXXXB	
007D0Eн	Transmit interrupt	TIER	R/W	0000000в	
007D0Fн	enable register	HEN	N/ VV	0000000в	
007D10н				XXXXXXXXB	
007D11н	Acceptance mask	AMSR	R/W	XXXXXXXXB	
007D12н	select register	AWON	1\/ VV	XXXXXXXXB	
007D13н				XXXXXXXXB	
007D14н				XXXXXXXXB	
007D15н	Acceptance mask register 0	AMR0	R/W	XXXXXXXXB	
007D16н		Αινικυ		XXXXXXXXB	
007D17н]			XXXXXXXXB	
007D18н				XXXXXXXXB	
007D19н	Accontance mask register 4	AMR1	R/W	XXXXXXXXB	
007D1Aн	 Acceptance mask register 1 	AIVIK I	FK/ VV -	XXXXXXXXB	
007D1Bн	7			XXXXXXXXB	

(Continued)

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{Cc} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{Cc} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{Cc} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$


Parameter	Sym-	Pin	Condition		Value		Unit	Remarks
Farameter	bol	FIII	Condition	Min	Тур	Max	Unit	Remarks
		$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$	_	25	150	μΑ	MB90F356A MB90F357A MB90356A MB90357A	
			Vcc = 5.0 V, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$	_	25	150	μΑ	MB90F356AS MB90F357AS MB90356AS MB90357AS
Power supply current	Ісст Vсс	$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode $T_A = +25^{\circ}C$	_	60	140	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA	
		$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$		80	250	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA	
		$V_{cc} = 5.0 V,$ Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$	_	80	250	μΑ	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS	
		Vcc = 5.0 V, At Stop mode,		7	25	μΑ	Devices without "T"-suffix	
		$T_A = +25^{\circ}C$	_	60	130	μA	Devices with "T"-suffix	
Input capacity	CIN	Other than AVRH, Vcc,	C, AVcc, AVss,	_	5	15	pF	

(2) Reset Standby Input

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = AV_{SS} = 0 \ V \ V_{SS} = AV_{SS} = 0 \ V_{SS} = 0 \ V_{SS}$

Parameter	Symbol	Dim	Value			Remarks
		Pin	Min	Max	Unit	Reillarks
			500		ns	Under normal operation
Reset input time	t rstl	RST	Oscillation time of oscillator* + 100 μs		μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode
			100		μs	In Main timer mode and PLL timer mode


* : Oscillation time of oscillator is the time that the amplitude reaches 90%.
 In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of μs to several ms. With an external clock, the oscillation time is 0 ms.



(6) Bus Timing (Write)

Value Parameter Symbol Pin Condition Unit Remarks Min Max A21 to A16, Valid address $\Rightarrow \overline{WR} \downarrow time$ AD15 to AD00, **t**avwl tcp-15 ns WR WR WR pulse width (n*+3/2)tcp-20 **t**wlwh ns ____ Valid data output $\Rightarrow \overline{WR} \uparrow$ AD15 to AD00, (n*+3/2)tcp - 20 t_{DVWH} ns WR time AD15 to AD00, $\overline{\mathsf{WR}} \uparrow \Rightarrow$ Data hold time 15 twhdx ____ ns WR A21 to A16, $\overline{WR} \uparrow \Rightarrow Address valid time$ tcp/2 - 10 **t**whax ns WR $\overline{\mathsf{WR}} \uparrow \Rightarrow \mathsf{ALE} \uparrow \mathsf{time}$ WR, ALE tcp/2 - 15 twhlh ____ ns $\overline{\mathsf{WR}} \downarrow \Rightarrow \mathsf{CLK} \uparrow \mathsf{time}$ WR, CLK **t**wlch tcp/2 - 15 ns ____

* : n: Number of ready cycles




 $(T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10 \%, \text{Vss} = 0.0 \text{ V}, f_{CP} \le 24 \text{ MHz})$

(8) Hold Timing

(T_A = -40°C to +105°C, V_{\rm CC} = 5.0 V \pm 10 %, V_{\rm SS} = 0.0 V, f_{\rm CP} \leq 24 MHz)

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
Farameter	Symbol	ГШ	Condition	Min	Мах	Units	Neillai K5
Pin floating $\Rightarrow \overline{\text{HAK}} \downarrow$ time	t xhal	HAK		30	tcp	ns	
$\frac{\text{HAK}}{\text{time}} \uparrow \text{time} \Rightarrow \text{Pin valid}$	t hah∨	HAK		t CP	2 tcp	ns	


Note : There is more than 1 machine cycle from when HRQ pin reads in until the \overline{HAK} is changed.



(11) Timer Related Resource Input Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = AV_{SS} = 0 \ V) \ V_{SS} = AV_{SS} = 0 \ V \ V_{SS} = AV_{SS} = 0 \ V_{SS} =$


Parameter	Symbol	Pin Condition		Value		Unit	Remarks
Falameter	Symbol	ГШ	Condition	Min	Max	Unit	Remarks
	tтіwн	TIN1, TIN3,					
Input pulse width	t⊤ıw∟	IN0, IN1, IN4 to IN7		4 t c₽		ns	



(12) Timer Related Resource Output Timing


 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: \ T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Tarameter	Symbol		Condition	Min Max			
CLK^{\uparrow} \Rightarrow T_{OUT} change time	tто	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF		30		ns	



Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.


Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



Notes on A/D Converter Section

• About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.



7. Flash Memory Program/Erase Characteristics

Flash Memory

Parameter	Conditions		Value		Unit	Remarks	
Farameter	Conditions	Min	Тур	Max	Onit		
Sector erase time		_	1	15	S	Excludes programming prior to erasure	
Chip erase time	$\begin{array}{l} T_{\text{A}}=+25~^{\circ}C\\ V_{\text{CC}}=5.0~V \end{array}$	_	9	—	S	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	16	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000	_		cycle		
Flash Memory Data Retention Time	Average T _A = +85 °C	20			year	*	

 * : This value comes from the technology qualification. (Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

Dual Operation Flash Memory

Parameter	Conditions		Value		Unit	Remarks	
Farameter	Conditions	Min	Тур	Max	Onit	Reindiks	
Sector erase time (4 Kbytes sector)		_	0.2	0.5	S	Excludes programming prior to erasure	
Sector erase time (16 Kbytes sector)	T _A = +25 °C	_	0.5	7.5	S	Excludes programming prior to erasure	
Chip erase time	Vcc = 5.0 V	— 4.6 — s	S	Excludes programming prior to erasure			
Word (16-bit width) programming time		_	64	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle	ogram/Erase cycle —				cycle		
Flash Memory Data Retention Time	Average T _A = +85 °C	20			year	*	

* : This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

■ ORDERING INFORMATION

Part number	Package	Remarks			
MB90F351PFM		Flash memory products			
MB90F351SPFM	64-pin plastic LQFP FPT-64P-M09	(64 Kbytes)			
MB90F352PFM	12mm [7, 0.65mm pitch	Flash memory products (128 Kbytes)			
MB90F352SPFM					
MB90F351APMC					
MB90F351ASPMC					
MB90F351TAPMC					
MB90F351TASPMC	64-pin plastic LQFP FPT-64P-M23	Dual operation			
MB90F356APMC	FP1-64P-M23 12mm □, 0.65mm pitch	Flash memory products (64 Kbytes)			
MB90F356ASPMC					
MB90F356TAPMC					
MB90F356TASPMC	7				
MB90F352APMC					
MB90F352ASPMC	7				
MB90F352TAPMC					
MB90F352TASPMC	64-pin plastic LQFP	Dual operation			
MB90F357APMC	— FPT-64P-M23 12mm □, 0.65mm pitch	Flash memory products (128 Kbytes)			
MB90F357ASPMC					
MB90F357TAPMC	_				
MB90F357TASPMC	_				
MB90351APMC					
MB90351ASPMC	_				
MB90351TAPMC	_				
MB90351TASPMC	64-pin plastic LQFP FPT-64P-M23	MASK ROM products			
MB90356APMC	FP1-64P-M23 12mm □, 0.65mm pitch	(64 Kbytes)			
MB90356ASPMC					
MB90356TAPMC					
MB90356TASPMC					
MB90352APMC					
MB90352ASPMC	7				
MB90352TAPMC	7				
MB90352TASPMC	64-pin plastic LQFP	MASK ROM products			
MB90357APMC	— FPT-64P-M23 12mm □, 0.65mm pitch	(128 Kbytes)			
MB90357ASPMC					
MB90357TAPMC	7				
MB90357TASPMC	_				

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.