



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Product Status Core Processor Core Size Speed	Obsolete F²MC-16LX 16-Bit 24MHz
Core Processor Core Size Speed	F ² MC-16LX 16-Bit
Core Size Speed	16-Bit
Speed	
•	24MHz
	Z4IVITZ
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	49
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352pfm-ge1

• I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

• Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
 - 16-bit freerun timer: 2 channels (FRT0: ICU0/1, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels
 - 16-bit output compare : (OCU) : 4 channels

• FULL-CAN interface : 1 channel

- Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

• UART (LIN/SCI): 2 channels

- · Equipped with full-duplex double buffer
- · Clock-asynchronous or clock-synchronous serial transmission is available.

• I2C interface*: 1 channel

• Up to 400 Kbit/s transfer rate

• DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

 Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

• Delay interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter : 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24-MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

(Continued)

• Dual operation flash memory (only flash memory devices with A-suffix)

• Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

• Models that support + 125 °C

- Devices without A-suffix (excluding evaluation device) : The maximum operating frequency is 16 MHz (at $T_A = +125$ °C).
- Devices with A-suffix (excluding evaluation device) : The maximum operating frequency is 24 MHz (at $T_A = +125$ °C).

• Flash security function

• Protects the content of Flash memory (MB90F352x and MB90F357x only)

• External bus interface

• 4 Mbytes external memory space

*: I2C license:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

Part Number										
Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS				
	6 channels									
16-bit Input Capture	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signal interrupt.									
8/16-bit		3-bit) th \times 12 th \times 12								
Programmable Pulse Generator	A pair of 8-bit 8-bit prescaler Operation clock	+ 8-bit reload o	can be configue counter.	s/2², fsys/2³, fsy	-bit reload coun /s/2 ⁴ or 128 μs@ equency)					
		<u>'</u>		annel	1 7/					
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.									
			8 cha	nnels						
External Interrupt			ng edge, startin ces (El²OS) and		el input, extern	al interrupt,				
D/A converter			_	_						
I/O Ports	All push-pull o Bit-wise settab Settable as CN	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)								
Flash Memory	Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F352x only)									
Corresponding EVA name	MB90V340A- 102	MB90V340A- 101	MB90V3	40A-102	MB90V3	40A-101				

^{*1:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

^{*2:} Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102		
401110		4 cha	annels		8 cha	8 channels		
16-bit Output Compare			bit I/O Timer man be used to g			ers.		
		6 cha	nnels		8 cha	innels		
16-bit Input Capture	Retains freerui	n timer value by	/ (rising edge, fa	alling edge or ris	sing & falling ed	ge), signals an		
8/16-bit Programmable Pulse	8-bit re	8-bit reload o	/10 channels (8 counters × 12 for L pulse wid for H pulse wid	th × 12	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16			
Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 cha	innels				
CAN Interface	Automatic re-ti Automatic tran Prioritized 16 r Supports multi Flexible config	ransmission in smission responsessage buffer ple messages. uration of accepare/Full bit ma	onding to Remors for data and	te Frame D				
		8 cha	nnels		16 ch	annels		
External Interrupt			ng edge, startir ces (El²OS) and		vel input, extern	al interrupt,		
D/A converter		_			2 cha	innels		
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash Memory				_				
Corresponding EVA name	MB90V3	40A-102	MB90V3	340A-101	_	_		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

Part Number	MB90F356A,	MB90F356TA,	MB90F356AS,	MB90F356TAS,				
Parameter	MB90F357A	MB90F357TA	MB90F357AS	MB90F357TAS				
	6 channels							
16-bit Input Capture	Retains freerun timer vinterrupt.	alue by (rising edge, fa	ılling edge or rising & fa	lling edge), signals an				
8/16-bit	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12							
Programmable Pulse Generator	A pair of 8-bit reload of 8-bit prescaler + 8-bit Operation clock freque	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
		1 cha	annel	<u>,</u>				
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.							
		8 cha	nnels					
External Interrupt		ge, falling edge, startin O services (El²OS) and		, external interrupt,				
D/A converter		-	_					
I/O Ports	All push-pull outputs Bit-wise settable as in Settable as CMOS sci	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory	Supports automatic programming, Embedded Algorithm ^{TM*2} Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)							
Corresponding EVA name	MB90V3	40A-104	MB90V3	340A-103				

^{*1:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.


^{*2:} Embedded Algorithm is a trademark of Advanced Micro Devices Inc.


Pin No.	Pin name	Circuit	Firmation			
LQFP64*	Pin name	type	Function			
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.			
39	AD15	9	Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.			
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.			
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.			
	PPG9 (8) , PPGB (A) , PPGD (C) , PPGF (E)		Output pins for PPGs			
	P24	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.			
44	44 A20		Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin enabled as high address output pin A20.			
	IN0	1	Data sample input pin for input capture ICU0			
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.			
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.			
	IN1		Data sample input pin for input capture ICU1			
	ADTG		Trigger input pin for A/D converter			
	P44		General purpose I/O port			
52	52 SDA0		Serial data I/O pin for I ² C 0			
	FRCK0		Input pin for the 16-bit I/O Timer 0			
	P45	_	General purpose I/O port			
53	SCL0	Н	Serial clock I/O pin for I ² C 0			
	FRCK1		Input pin for the 16-bit I/O Timer 1			

Pin No.	Pin name	Circuit	Function		
LQFP64*		type			
64	P37		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.		
61	CLK	G	CLK output pin. This function is enabled when both the external bus and CLK output are enabled.		
	OUT7		Waveform output pin for output compare OCU7		
62, 63	P60, P61	ı	General purpose I/O ports		
02, 03	ANO, AN1		Analog input pins for A/D converter		
64	AVcc	K	Vcc power input pin for analog circuits		
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AVcc.		
1	AVss	K	Vss power input pin for analog circuits		
22, 23	MD1, MD0	С	Input pins for specifying the operating mode		
21	MD2	D	Input pin for specifying the operating mode		
49	Vcc		Power (3.5 V to 5.5 V) input pin		
18, 48	Vss		Power (0 V) input pins		
50	С	K	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μF ceramic capacitor.		

^{*:} FPT-64P-M09, FPT-64P-M23, FPT-64P-M24

■ I/O CIRCUIT TYPE





■ HANDLING DEVICES

Special care is required for the following when handling the device :

- Preventing latch-up
- Treatment of unused pins
- Using external clock
- · Precautions for when not using a sub clock signal
- Notes on during operation of PLL clock mode
- Power supply pins (Vcc/Vss)
- Pull-up/down resistors
- · Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- · Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- Notes on using CAN Function
- Flash security Function
- Correspondence with T_A = + 105 °C or more
- Low voltage/CPU operation detection reset circuit
- Internal CR oscillation circuit

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVRH) exceed the digital power-supply voltage.


2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \ k\Omega$.

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



■ I/O MAP

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXX
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXX
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXX
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXX
07н to 0Ан		Reserve	ed		
0Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	111111111
0Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	111111111
0Дн		Reserve	ed		
0Ен	Input Level Select Register 0	ILSR0	R/W	Ports	00000000в
0Гн	Input Level Select Register 1	ILSR1	R/W	Ports	00000000в
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0000000В
11н	Port 1 Direction Register	DDR1	R/W	Port 1	00000000в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	ХХ000000в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0000000В
14н	Port 4 Direction Register	DDR4	R/W	Port 4	ХХ000000в
15н	Port 5 Direction Register	DDR5	R/W	Port 5	Х0000000в
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0000000В
17н to 19н		Reserve	ed	1	
1Ан	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXXB
1Вн		Reserve	ed	1	
1Сн	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000в
1Dн	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000в
1Ен	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000в
1F _H	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	00000000в
20н to 37н		Reserve	ed		
38н	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0Х000ХХ1в
39н	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0Х000001в
ЗАн	PPG 4/5 Count Clock Select Register	PPG45	R/W	T GISC Sellerator 4/3	000000Х0в
3Вн	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000в

■ CAN CONTROLLERS

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers

Address	Register	Abbreviation	Access	Initial Value
CAN1	Register	Appreviation	Access	ililiai value
000080н	Message buffer enable register	BVALR	R/W	0000000В
000081н	Wessage builer enable register	DVALIC	10,00	0000000В
000082н	Transmit request register	TREQR	R/W	0000000В
000083н	Transmit request register	INEQN	IN/VV	0000000В
000084н	Transmit cancel register	TCANR	W	0000000В
000085н	Transmit cancer register	TOANK	VV	0000000В
000086н	Transmission complete register	TCR	R/W	0000000В
000087н	Transmission complete register	TOIX	10,44	0000000В
000088н	Receive complete register	RCR	R/W	0000000В
000089н	Treceive complete register	KOK	10,44	0000000В
00008Ан	Remote request receiving register	RRTRR	R/W	0000000В
00008Вн	Tremote request receiving register	KKIIKK	10,44	0000000В
00008Сн	Receive overrun register	ROVRR	R/W	0000000В
00008Dн	receive overrail register	NOVIN	17/ / /	0000000В
00008Ен	Reception interrupt	RIER	R/W	0000000В
00008Fн	enable register	NILIX	1 (/ V V	0000000В

CAN1 Register Abbreviation Access Initial value 007D00H Control status register CSR R/W, W 00XXXX000s 007D02H Last event indicator register LEIR R/W 000X0000s 007D03H Control status register LEIR R/W 000X0000s 007D04H Control status register LEIR R/W 000X0000s 007D05H Receive/transmit error counter RTEC R 000000000s 007D06H Bit timing register BTR R/W 111111111s 007D08H IDE register IDER R/W XXXXXXXXxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Address	- Register	Abbreviation	Access	Initial Value	
007D01H Control status register CSR RW, R 00XXX000B 007D02H Last event indicator register LEIR R/W 000X0000B 007D03H Receive/transmit error counter RTEC R 00000000B 007D05H Bit timing register BTR R/W 11111111B 007D07H Bit timing register BTR R/W 1111111B 007D08H IDE register IDER R/W XXXXXXXXB 007D09H Transmit RTR register TRTRR R/W 00000000B 007D0AH Transmit erceive waiting register RFWTR R/W XXXXXXXXB 007D0CH Remote frame receive waiting register RFWTR R/W 00000000B 007D0FH Transmit interrupt enable register TIER R/W 00000000B 007D10H Acceptance mask select register AMSR R/W XXXXXXXXXB 007D13H Acceptance mask register 0 AMR0 R/W XXXXXXXXXB 007D15H Acceptance mask register 1 AMR1 AMR1 R/W	CAN1	Register	Appleviation	Access		
007D01H 007D02H Last event indicator register LEIR R/W, R 000XX000b 007D03H Last event indicator register LEIR R/W 000X0000b 007D04H Receive/transmit error counter RTEC R 00000000b 007D05H Bit timing register BTR R/W 11111111b 007D07H IDE register IDER R/W XXXXXXXXB 007D08H IDE register IDER R/W XXXXXXXXB 007D09H Transmit RTR register TRTRR R/W 00000000b 007D0CH Remote frame receive waiting register RFWTR R/W XXXXXXXXB 007D0DH Transmit interrupt enable register TIER R/W 00000000b 007D10H Acceptance mask select register AMSR R/W XXXXXXXXB 007D12H Acceptance mask register 0 AMR0 R/W XXXXXXXXB 007D15H Acceptance mask register 1 AMR0 R/W XXXXXXXXB 007D16H Acceptance mask register 1 AMR1 R/W	007D00н	Control status register	CSB	R/W, W	0XXXX0X1в	
DOTD03H	007D01н	— Control status register	CSR	R/W, R	00XXX000в	
007D03H Receive/transmit error counter RTEC R 000000000s 00000000s 00000000s 00000000	007D02н	Last event indicator register	I EID	DAM	000Х0000в	
007D05H Receive/transmit error counter RTEC R 00000000B 007D06H Bit timing register BTR R/W 11111111B 007D07H 107D08H Bit timing register IDER R/W XXXXXXXXB 007D09H 107D09H IDE register TRTRR R/W 00000000B 007D0AH Transmit RTR register TRTRR R/W 00000000B 007D0CH Remote frame receive waiting register RFWTR R/W XXXXXXXXB 007D0FH Transmit interrupt enable register TIER R/W 00000000B 007D10H Acceptance mask select register AMSR R/W XXXXXXXXB 007D13H Acceptance mask register 0 AMR0 R/W XXXXXXXXB 007D15H XXXXXXXXB XXXXXXXXB XXXXXXXXB 007D17H XXXXXXXXB XXXXXXXXB 007D18H XXXXXXXXB XXXXXXXXB 007D19H XXXXXXXXB XXXXXXXXB XXXXXXXXB XXXXXXXXB	007D03н	Last event indicator register	LEIK	K/VV	XXXXXXXXB	
007D05H 007D06H Bit timing register BTR R/W 11111111B X111111B X111111B X1111111B X1111111B X1111111B X1111111B X1111111B 007D08H IDE register IDER R/W XXXXXXXXB XXXXXXXB XXXXXXXB XXXXXXXB XXXXXX	007D04н	Pagaiya/tranamit arrar aguntar	DTEC	В	0000000В	
007D07H Bit timing register BTR R/W X1111111B 007D08H IDE register IDER R/W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	007D05н	Receive/transmit error counter	RIEC	K	0000000в	
007D07H 007D08H IDE register IDER R/W XXXXXXXX8 XXXXXXXX8 XXXXXXXX8 XXXXXXXX8 007D0AH 007D0BH Transmit RTR register TRTRR R/W 000000000b 00000000b 00000000b 007D0CH 007D0CH Remote frame receive waiting register RFWTR R/W XXXXXXXX8 XXXXXXXX8 007D0EH Transmit interrupt enable register TIER R/W 00000000b 0000000b 0000000b 007D10H Acceptance mask select register AMSR R/W XXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXX	007D06н	Bit timing register	DTD	DΛΛ		
IDE register IDER	007D07н		DIK	FX/VV	Х1111111в	
007D09H XXXXXXXB 007D0AH Transmit RTR register TRTRR R/W 00000000B 007D0CH Remote frame receive waiting register RFWTR R/W XXXXXXXXB 007D0DH Transmit interrupt enable register TIER R/W 00000000B 007D10H Acceptance mask select register AMSR R/W XXXXXXXXB 007D13H Acceptance mask register 0 AMR0 R/W XXXXXXXXXB 007D15H Acceptance mask register 0 AMR0 R/W XXXXXXXXB 007D17H Acceptance mask register 1 AMR1 R/W XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB	007D08н	IDE register	IDED	DΛΛ		
007D0BH Transmit RTR register TRTRR R/W 000000008 007D0CH Remote frame receive waiting register RFWTR R/W XXXXXXXXB XXXXXXXXXXXXXXXXXXXXXXXXXXXX	007D09н	IDE Tegistei	IDEK	FX/ V V	XXXXXXXXB	
007D0BH CO0000000B 007D0CH Remote frame receive waiting register RFWTR R/W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	007D0Ан	Transmit DTD register	tor TDTDD	DΛΛ	0000000в	
007D0DH register RFWTR R/W XXXXXXXXB 007D0EH Transmit interrupt enable register TIER R/W 000000000B 00000000B 00000000B 00000000	007D0Вн	Transmit KTK register	IKIKK	F/VV	0000000в	
007D0DH register XXXXXXXXB 007D0EH Transmit interrupt enable register TIER R/W 00000000B 0000000B 0000000B 00000000B 000000	007D0Сн	Remote frame receive waiting	RFW/TR	DΛΛ		
007D0FH enable register TIER R/W 000000000B 007D10H Acceptance mask select register AMSR R/W XXXXXXXXB XXXXXXB XXXXXXXXB XXXXXXXXB XXXXXX	007D0Dн	register	IXI VVIIX	17/ 7/	XXXXXXX	
007D0FH enable register 000000000B 007D10H Acceptance mask select register AMSR R/W XXXXXXXXBB 007D12H Select register XXXXXXXXBB XXXXXXXXBB 007D13H Acceptance mask register 0 AMR0 R/W XXXXXXXXBB 007D15H Acceptance mask register 0 AMR0 R/W XXXXXXXXXBB 007D17H Acceptance mask register 1 AMR1 R/W XXXXXXXXXBB 007D19H Acceptance mask register 1 AMR1 R/W XXXXXXXXXBB	007D0Ен		TIER	DΛΛ		
007D11H Acceptance mask select register AMSR R/W XXXXXXXXB 007D12H 007D13H XXXXXXXXB XXXXXXXXB 007D14H Acceptance mask register 0 AMR0 R/W XXXXXXXXB 007D15H XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB 007D17H Acceptance mask register 1 AMR1 R/W XXXXXXXXXB 007D19H Acceptance mask register 1 AMR1 R/W XXXXXXXXXB	007D0Fн	enable register	HEIX	17/ 7/	0000000в	
007D12H Acceptance mask select register AMSR R/W 007D13H XXXXXXXXB XXXXXXXXB 007D14H Acceptance mask register 0 AMR0 R/W 007D15H XXXXXXXXB XXXXXXXXB 007D16H XXXXXXXXXB XXXXXXXXB 007D17H Acceptance mask register 1 AMR1 R/W XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB XXXXXXXXXB	007D10н				XXXXXXXXB	
007D12H Select register XXXXXXXXB 007D13H XXXXXXXXXB 007D14H XXXXXXXXXB 007D15H XXXXXXXXXB 007D16H XXXXXXXXXB 007D17H XXXXXXXXB 007D18H XXXXXXXXXB 007D19H XXXXXXXXXB 007D1AH XXXXXXXXXB	007D11н	Acceptance mask	AMCD	D/M	XXXXXXXXB	
007D14H 007D15H Acceptance mask register 0 AMR0 R/W XXXXXXXXXB 007D16H 007D17H XXXXXXXXXB XXXXXXXXXB 007D18H 007D19H XXXXXXXXXB 007D1AH Acceptance mask register 1 AMR1 R/W	007D12н	select register	AWON	17/ 7 7		
007D15H Acceptance mask register 0 AMR0 R/W XXXXXXXXB 007D17H 007D18H XXXXXXXXXB 007D19H Acceptance mask register 1 AMR1 R/W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	007D13н				XXXXXXXXB	
007D16H Acceptance mask register 0 AMR0 R/W 007D17H XXXXXXXXXB 007D18H XXXXXXXXXB 007D19H Acceptance mask register 1 007D1AH AMR1 R/W XXXXXXXXXB XXXXXXXXXXB	007D14н					
007D16H XXXXXXXXB 007D17H XXXXXXXXB 007D18H XXXXXXXXB 007D19H XXXXXXXXB Acceptance mask register 1 AMR1 R/W XXXXXXXXXB XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	007D15н	Acceptance mask register 0	ΔΜΡΩ	P/M	XXXXXXX	
007D18H 007D19H Acceptance mask register 1 AMR1 R/W XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	007D16н	Acceptance mask register 0	VINIVA	17/ 7/		
007D19H Acceptance mask register 1 AMR1 R/W XXXXXXXXXB XXXXXXXXXXB XXXXXXXXXXB	007D17н				XXXXXXXXB	
O07D1AH Acceptance mask register 1 AMR1 R/W XXXXXXXXXB	007D18н					
007D1A _H XXXXXXXX _B	007D19н	Acceptance meak register 4	AMD4	DAM	XXXXXXX	
007D1Bн XXXXXXXXв	007D1Ан	Acceptance mask register 1	AIVIK I	F/VV		
	007D1Вн	7			XXXXXXXXB	

Address	Pogistor	Abbreviation	Access	Initial Value	
CAN1	- Register	Appreviation	Access	initiai vaiue	
007С80н to 007С87н	Data register 0 (8 bytes)			XXXXXXXXB to XXXXXXXXB	
007С88н to 007С8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB	
007С90н to 007С97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB	
007С98н to 007С9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB	
007СА0н to 007СА7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB	
007СА8н to 007САFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXB	
007СВ0н to 007СВ7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXB	
007СВ8н to 007СВFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB	
007СС0н to 007СС7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB	
007СС8н to 007ССFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXB	
007CD0н to 007CD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXXB	
007CD8н to 007CDFн	to Data register 11 DTR11		R/W	XXXXXXXXB to XXXXXXXXB	
007СЕ0н to 007СЕ7н	to Data register 12 DTR12		R/W	XXXXXXXXB to XXXXXXXXB	
007СЕ8н to 007СЕFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXB to XXXXXXXXB	

3. DC Characteristics

 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+105 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 16 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CC} = 0.0 V) \\ $(Device ot$


Doromotor	Sym-	Pin	Candition		Value		l lmi4	Domorko
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
	Vihs	_		0.8 Vcc		Vcc + 0.3	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	Viha	_	l	0.8 Vcc	_	Vcc + 0.3	٧	Pin inputs if AUTOMOTIVE input levels are selected
Input H voltage	VIHT	_		2.0	_	Vcc + 0.3	٧	Pin inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	Vihs	_		0.7 Vcc	_	Vcc + 0.3	٧	P12, P15, P50 inputs if CMOS input levels are selected
	Vіні	_		0.7 Vcc	_	Vcc + 0.3	٧	P44, P45 inputs if CMOS hysteresis input levels are selected
	VIHR	_	_	0.8 Vcc	_	Vcc + 0.3	V	RST input pin (CMOS hysteresis)
	Vінм	_		Vcc - 0.3		Vcc + 0.3	V	MD input pin
	VILS	_	_	Vss - 0.3	_	0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	VILA	_	_	Vss - 0.3	_	0.5 Vcc	V	Pin inputs if AUTOMOTIVE input levels are selected
Input L voltage	VILT	_	_	Vss - 0.3	_	0.8	V	Pin inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	VILS	_	_	Vss - 0.3		0.3 Vcc	V	P12, P15, P50 inputs if CMOS input levels are selected
	VILI	_	_	Vss - 0.3	_	0.3 Vcc	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	VILR	_	_	Vss - 0.3		0.2 Vcc	V	RST input pin (CMOS hysteresis)
	VILM	_	_	Vss - 0.3		Vss + 0.3	V	MD input pin
Output H voltage	Vон	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5		_	V	
Output H voltage	Vоні	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	Vcc - 0.5	_	_	V	(Continued)

4. AC Characteristics


(1) Clock Timing


 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+105 $^\circ$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 16 MHz, $V_{SS} = AV_{SS} = 0 V) \\ $(Device other than above: $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V) \\ \end{tabular}$

Doromotor	Cumbal	Din		Value		Unit	Remarks	
Parameter	Symbol	Pin	Min	Тур	Max	Oilit	Remarks	
			3	_	16	MHz	1/2 (at PLL stop) When using an oscillation circuit	
			4	_	16	MHz	1 multiplied PLL When using an oscillation circuit	
		X0, X1	4	_	12	MHz	2 multiplied PLL When using an oscillation circuit	
		λ0, λ1	4	_	8	MHz	3 multiplied PLL When using an oscillation circuit	
			4	_	6	MHz	4 multiplied PLL When using an oscillation circuit	
	f c			_	4	MHz	6 multiplied PLL When using an oscillation circuit	
Clock frequency		X0	3		24	MHz	1/2 (at PLL stop), When using an external clock	
			4	_	24	MHz	1 multiplied PLL When using an external clock	
			4	_	12	MHz	2 multiplied PLL When using an external clock	
			4	_	8	MHz	3 multiplied PLL When using an external clock	
			4	_	6	MHz	4 multiplied PLL When using an external clock	
			_	_	4	MHz	6 multiplied PLL When using an external clock	
	f cL	X0A, X1A	_	32.768	100	kHz		
	t cyL	X0, X1	62.5	_	333	ns	When using an oscillation circuit	
Clock cycle time	LOYL	X0	41.67	—	333	ns	When using an external clock	
	tcyll	X0A, X1A	10	30.5		μs		
Input clock pulse width	Pwh, PwL	X0	10	_		ns	Duty ratio is about 30% to 70%.	
Impat clock pulse width	Pwhl, Pwll	X0A	5	15.2	_	μs	Duty failo is about 50 % to 10%.	
Input clock rise and fall time	tcr, tcf	X0	_	_	5	ns	When using an external clock	



Guaranteed operation range of MB90350 series





- *1 : Guaranteed 1 multiplied PLL operation range is 4.0 MHz to 20 MHz.
- *2 : When using crystal oscillator or ceramic oscillator, the maximum clock frequency is 16 MHz.


External clock frequency and internal operation clock frequency

(6) Bus Timing (Write)

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max	Oill	iveillai ks
Valid address \Rightarrow WR ↓ time	tavwl	A21 to A16, AD15 to AD00, WR		tcp-15	_	ns	
WR pulse width	twlwh	WR		(n*+3/2)tcp - 20	_	ns	
Valid data output \Rightarrow $\overline{\text{WR}}$ \uparrow time	t dvwh	AD15 to AD00, WR		(n*+3/2)tcp - 20	_	ns	
$\overline{\mathrm{WR}} \uparrow \Rightarrow \mathrm{Data} \ \mathrm{hold} \ \mathrm{time}$	t whdx	AD15 to AD00, WR		15	_	ns	
$\overline{\mathrm{WR}}\!\uparrow\Rightarrow\mathrm{Address}\mathrm{valid}\mathrm{time}$	twhax	A21 to A16, WR		tcp/2 - 10	_	ns	
$\overline{WR} \uparrow \Rightarrow ALE \uparrow time$	twhlh	WR, ALE		tcp/2 - 15	_	ns	
$\overline{WR} \downarrow \Rightarrow CLK \uparrow time$	twlch	WR, CLK		tcp/2 - 15	_	ns	

^{*:} n: Number of ready cycles



(9) UART 2/3


 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+105 $^\circ$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 16 MHz, $V_{SS} = AV_{SS} = 0 V$) \\ $(Device other than above: $T_A = -40 $^\circ$C to $+125 $^\circ$C, $V_{CC} = 5.0 V \pm 10\%, f_{CP} \le 24 MHz, $V_{SS} = AV_{SS} = 0 V$) \\ \end{tabular}$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
raiailletei			Condition	Min	Max	Oilit	Remarks
Serial clock cycle time	tscyc	SCK2, SCK3		8 tcp*	_	ns	
$SCK \downarrow \; o \; SOT \; delay \; time$	t sLOV	SCK2, SCK3, SOT2, SOT3	Internal shift clock mode output pins	-80	+80	ns	
Valid SIN → SCK ↑	t ıvsh	SCK2, SCK3, SIN2, SIN3	are C _L = 80 pF + 1 TTL	100		ns	
$SCK \uparrow \rightarrow Valid SIN hold time$	t sнıx	SCK2, SCK3, SIN2, SIN3		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK2, SCK3		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK2, SCK3		4 tcp	_	ns	
$SCK \downarrow \; o \; SOT \; delay \; time$	t sLOV	SCK2, SCK3, SOT2, SOT3	External shift clock mode output pins	_	150	ns	
Valid SIN → SCK ↑	t ıvsh	SCK2, SCK3, SIN2, SIN3	are C _L = 80 pF + 1 TTL	60		ns	
$SCK \! \uparrow \to Valid SIN hold time$	t sнıx	SCK2, SCK3, SIN2, SIN3		60		ns	

^{*:} Refer to "(1) Clock timing" rating for top (internal operating clock cycle time).

Notes: • AC characteristic in CLK synchronized mode.

• C_L is load capacity value of pins when testing.



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

