



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-104e1

MB90350 Series

(Continued)

Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102
16-bit Output Compare	4 channels				8 channels	
	Signals an interrupt when 16-bit I/O Timer matches output compare registers. A pair of compare registers can be used to generate an output signal.					
16-bit Input Capture	6 channels				8 channels	
	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt.					
8/16-bit Programmable Pulse Generator	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12				8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16	
	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
CAN Interface	1 channel				3 channels	
	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
External Interrupt	8 channels				16 channels	
	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA.					
D/A converter	—				2 channels	
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash Memory	—					
Corresponding EVA name	MB90V340A-102		MB90V340A-101		—	

* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.
Please refer to the Emulator hardware manual about details.

MB90350 Series

■ PRODUCT LINEUP 3

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS
CPU	F ² MC-16LX CPU			
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)			
ROM	Dual operation flash memory 64Kbytes : MB90F356A(S), MB90F356TA(S) 128Kbytes : MB90F357A(S), MB90F357TA(S)			
RAM	4 Kbytes			
Emulator-specific power supply*1	—			
Sub clock pin (X0A, X1A)	Yes		No (internal CR oscillation can be used as sub clock)	
Clock monitor function	Yes			
Low voltage/CPU operation detection reset	No	Yes	No	Yes
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 3.5 V to 5.5 V : at using A/D converter/Flash programming 3.5 V to 5.5 V : at using external bus			
Operating temperature range	−40 °C to +125 °C			
Package	LQFP-64			
UART	2 channels			
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device			
I ² C (400 Kbps)	1 channel			
A/D Converter	15 channels			
	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)			
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.			
16-bit I/O Timer (2 channels)	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.			
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)			
16-bit Output Compare	4 channels			
	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.			


(Continued)

MB90350 Series

PIN ASSIGNMENTS

- MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90351TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357A(S), MB90357TA(S),




(TOP VIEW)
(LQFP-64P)



(FPT-64P-M09, FPT-64P-M23, FPT-64P-M24)

* : Devices without S-suffix : X0A, X1A
Devices with S-suffix : P40, P41

MB90350 Series

Type	Circuit	Remarks
I	 The diagram shows a CMOS output stage with a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The P-ch gate is connected to a resistor R and the input signal. The N-ch gate is connected to the input signal. The P-ch drain is connected to V_{CC} and labeled Pout. The N-ch drain is connected to ground and labeled Nout. The input signal is also connected to a protection circuit consisting of two diodes and a resistor R. The diodes are labeled CMOS hysteresis inputs, Automotive inputs, Standby control for input shutdown, and Analog input.	• CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) • CMOS hysteresis inputs (With the standby-time input shutdown function) • Automotive input (With the standby-time input shutdown function) • A/D analog input
K	 The diagram shows a power supply input protection circuit with a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The P-ch gate is connected to the input signal. The N-ch gate is connected to the input signal. The P-ch drain is connected to V_{CC} and the N-ch drain is connected to ground.	• Power supply input protection circuit
L	 The diagram shows an A/D converter reference voltage power supply input pin with a protection circuit. It includes a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The P-ch gate is connected to the input signal. The N-ch gate is connected to the input signal. The P-ch drain is connected to V_{CC} and the N-ch drain is connected to ground. A diode is connected between the input signal and the P-ch gate. The input signal is also connected to a diode labeled AVR. The output of the diode is connected to the input signal. The output of the diode is also connected to a diode labeled ANE. The output of the diode is also connected to a diode labeled ANE.	• A/D converter reference voltage power supply input pin, with the protection circuit • Flash memory devices do not have a protection circuit against V_{CC} for pin AVRH.

(Continued)

16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01_H is written in the security byte, the flash memory is in the protected state by security.

Therefore please do not write 01_H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001 _H

17. Correspondence with T_A = +105 °C or more

If used exceeding T_A = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage
4.0 V ± 0.3 V

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit


The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time
2 ²⁰ /F _C (approx. 262 ms*)

* : This value assumes the interval time at an oscillation clock frequency of 4 MHz.

During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

■ MEMORY MAP



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000H and FFFFFFFH is visible in bank 00, while the image between FF0000H and FF7FFFH is visible only in bank FF.

MB90350 Series

■ I/O MAP

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
00 _H	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX _B
01 _H	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX _B
02 _H	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX _B
03 _H	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX _B
04 _H	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX _B
05 _H	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX _B
06 _H	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX _B
07 _H to 0A _H	Reserved				
0B _H	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 _B
0C _H	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 _B
0D _H	Reserved				
0E _H	Input Level Select Register 0	ILSR0	R/W	Ports	00000000 _B
0F _H	Input Level Select Register 1	ILSR1	R/W	Ports	00000000 _B
10 _H	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 _B
11 _H	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 _B
12 _H	Port 2 Direction Register	DDR2	R/W	Port 2	XX000000 _B
13 _H	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 _B
14 _H	Port 4 Direction Register	DDR4	R/W	Port 4	XX000000 _B
15 _H	Port 5 Direction Register	DDR5	R/W	Port 5	X0000000 _B
16 _H	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 _B
17 _H to 19 _H	Reserved				
1A _H	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXX _B
1B _H	Reserved				
1C _H	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000 _B
1D _H	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000 _B
1E _H	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 _B
1F _H	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	00000000 _B
20 _H to 37 _H	Reserved				
38 _H	PPG 4 Operation Mode Control Register	PPGC4	W, R/W	16-bit Programmable Pulse Generator 4/5	0X000XX1 _B
39 _H	PPG 5 Operation Mode Control Register	PPGC5	W, R/W		0X000001 _B
3A _H	PPG 4/5 Count Clock Select Register	PPG45	R/W		000000X0 _B
3B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 _B

(Continued)

MB90350 Series

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
A4 _H	DMA Stop Status Register	DSSR	R/W	DMA	00000000 _B
A5 _H	Automatic Ready Function Selection Register	ARSR	W	External Memory Access	0011XX00 _B
A6 _H	External Address Output Control Register	HACR	W		00000000 _B
A7 _H	Bus Control Signal Selection Register	ECSR	W		0000000X _B
A8 _H	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXXX11 _B
A9 _H	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1XX00100 _B
AA _H	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 _B
AB _H	Reserved				
AC _H	DMA Enable Register L	DERL	R/W	DMA	00000000 _B
AD _H	DMA Enable Register H	DERH	R/W		00000000 _B
AE _H	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 _B
AF _H	Reserved				
B0 _H	Interrupt Control Register 00	ICR00	W,R/W	Interrupt Control	00000111 _B
B1 _H	Interrupt Control Register 01	ICR01	W,R/W		00000111 _B
B2 _H	Interrupt Control Register 02	ICR02	W,R/W		00000111 _B
B3 _H	Interrupt Control Register 03	ICR03	W,R/W		00000111 _B
B4 _H	Interrupt Control Register 04	ICR04	W,R/W		00000111 _B
B5 _H	Interrupt Control Register 05	ICR05	W,R/W		00000111 _B
B6 _H	Interrupt Control Register 06	ICR06	W,R/W		00000111 _B
B7 _H	Interrupt Control Register 07	ICR07	W,R/W		00000111 _B
B8 _H	Interrupt Control Register 08	ICR08	W,R/W		00000111 _B
B9 _H	Interrupt Control Register 09	ICR09	W,R/W		00000111 _B
BA _H	Interrupt Control Register 10	ICR10	W,R/W		00000111 _B
BB _H	Interrupt Control Register 11	ICR11	W,R/W		00000111 _B
BC _H	Interrupt Control Register 12	ICR12	W,R/W		00000111 _B
BD _H	Interrupt Control Register 13	ICR13	W,R/W		00000111 _B
BE _H	Interrupt Control Register 14	ICR14	W,R/W		00000111 _B
BF _H	Interrupt Control Register 15	ICR15	W,R/W		00000111 _B
C0 _H to C9 _H	Reserved				

(Continued)

MB90350 Series

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7908 _H	Reload Register L4	PRL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX _B
7909 _H	Reload Register H4	PRLH4	R/W		XXXXXXXX _B
790A _H	Reload Register L5	PRL5	R/W		XXXXXXXX _B
790B _H	Reload Register H5	PRLH5	R/W		XXXXXXXX _B
790C _H	Reload Register L6	PRL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXX _B
790D _H	Reload Register H6	PRLH6	R/W		XXXXXXXX _B
790E _H	Reload Register L7	PRL7	R/W		XXXXXXXX _B
790F _H	Reload Register H7	PRLH7	R/W		XXXXXXXX _B
7910 _H	Reload Register L8	PRL8	R/W	16-bit Programmable Pulse Generator 8/9	XXXXXXXX _B
7911 _H	Reload Register H8	PRLH8	R/W		XXXXXXXX _B
7912 _H	Reload Register L9	PRL9	R/W		XXXXXXXX _B
7913 _H	Reload Register H9	PRLH9	R/W		XXXXXXXX _B
7914 _H	Reload Register LA	PRLA	R/W	16-bit Programmable Pulse Generator A/B	XXXXXXXX _B
7915 _H	Reload Register HA	PRLHA	R/W		XXXXXXXX _B
7916 _H	Reload Register LB	PRLB	R/W		XXXXXXXX _B
7917 _H	Reload Register HB	PRLHB	R/W		XXXXXXXX _B
7918 _H	Reload Register LC	PRLC	R/W	16-bit Programmable Pulse Generator C/D	XXXXXXXX _B
7919 _H	Reload Register HC	PRLHC	R/W		XXXXXXXX _B
791A _H	Reload Register LD	PRLD	R/W		XXXXXXXX _B
791B _H	Reload Register HD	PRLHD	R/W		XXXXXXXX _B
791C _H	Reload Register LE	PRLLE	R/W	16-bit Programmable Pulse Generator E/F	XXXXXXXX _B
791D _H	Reload Register HE	PRLHE	R/W		XXXXXXXX _B
791E _H	Reload Register LF	PRLLF	R/W		XXXXXXXX _B
791F _H	Reload Register HF	PRLHF	R/W		XXXXXXXX _B
7920 _H	Input Capture Register 0	IPCP0	R	Input Capture 0/1	XXXXXXXX _B
7921 _H	Input Capture Register 0	IPCP0	R		XXXXXXXX _B
7922 _H	Input Capture Register 1	IPCP1	R		XXXXXXXX _B
7923 _H	Input Capture Register 1	IPCP1	R		XXXXXXXX _B
7924 _H to 7927 _H	Reserved				
7928 _H	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXX _B
7929 _H	Input Capture Register 4	IPCP4	R		XXXXXXXX _B
792A _H	Input Capture Register 5	IPCP5	R		XXXXXXXX _B
792B _H	Input Capture Register 5	IPCP5	R		XXXXXXXX _B

(Continued)

MB90350 Series

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7950 _H	Serial Mode Register 3	SMR3	W, R/W	UART3	00000000 _B
7951 _H	Serial Control Register 3	SCR3	W, R/W		00000000 _B
7952 _H	Reception/Transmission Data Register 3	RDR3/ TDR3	R/W		00000000 _B
7953 _H	Serial Status Register 3	SSR3	R,R/W		00001000 _B
7954 _H	Extended Communication Control Register 3	ECCR3	R,W, R/W		000000XX _B
7955 _H	Extended Status/Control Register 3	ESCR3	R/W		00000100 _B
7956 _H	Baud Rate Generator Register 30	BGR30	R/W		00000000 _B
7957 _H	Baud Rate Generator Register 31	BGR31	R/W		00000000 _B
7958 _H , 7959 _H	Reserved				
7960 _H	Clock Monitor Function Control Register	CSVCR	R, R/W	Clock Monitor	00011100 _B
7961 _H to 796D _H	Reserved				
796E _H	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0 _B
796F _H	Reserved				
7970 _H	I ² C Bus Status Register 0	IBSR0	R	I ² C Interface 0	00000000 _B
7971 _H	I ² C Bus Control Register 0	IBCR0	W,R/W		00000000 _B
7972 _H	I ² C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 _B
7973 _H		ITBAH0	R/W		00000000 _B
7974 _H	I ² C 10-bit Slave Address Mask Register 0	ITMKL0	R/W		11111111 _B
7975 _H		ITMKH0	R/W		00111111 _B
7976 _H	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 _B
7977 _H	I ² C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 _B
7978 _H	I ² C data register 0	IDAR0	R/W		00000000 _B
7979 _H , 797A _H	Reserved				
797B _H	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111 _B
797C _H to 79A1 _H	Reserved				
79A2 _H	Flash Write Control Register 0	FWR0	R/W	Dual Operation Flash	00000000 _B
79A3 _H	Flash Write Control Register 1	FWR1	R/W		00000000 _B
79A4 _H	Sector Change Setting Register	SSR0	R/W		00XXXXX0 _B
79A5 _H to 79C1 _H	Reserved				

(Continued)

MB90350 Series

(Continued)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C40 _H	ID register 8	IDR8	R/W	XXXXXXXX _B
007C41 _H				XXXXXXXX _B
007C42 _H				XXXXXXXX _B
007C43 _H				XXXXXXXX _B
007C44 _H	ID register 9	IDR9	R/W	XXXXXXXX _B
007C45 _H				XXXXXXXX _B
007C46 _H				XXXXXXXX _B
007C47 _H				XXXXXXXX _B
007C48 _H	ID register 10	IDR10	R/W	XXXXXXXX _B
007C49 _H				XXXXXXXX _B
007C4A _H				XXXXXXXX _B
007C4B _H				XXXXXXXX _B
007C4C _H	ID register 11	IDR11	R/W	XXXXXXXX _B
007C4D _H				XXXXXXXX _B
007C4E _H				XXXXXXXX _B
007C4F _H				XXXXXXXX _B
007C50 _H	ID register 12	IDR12	R/W	XXXXXXXX _B
007C51 _H				XXXXXXXX _B
007C52 _H				XXXXXXXX _B
007C53 _H				XXXXXXXX _B
007C54 _H	ID register 13	IDR13	R/W	XXXXXXXX _B
007C55 _H				XXXXXXXX _B
007C56 _H				XXXXXXXX _B
007C57 _H				XXXXXXXX _B
007C58 _H	ID register 14	IDR14	R/W	XXXXXXXX _B
007C59 _H				XXXXXXXX _B
007C5A _H				XXXXXXXX _B
007C5B _H				XXXXXXXX _B
007C5C _H	ID register 15	IDR15	R/W	XXXXXXXX _B
007C5D _H				XXXXXXXX _B
007C5E _H				XXXXXXXX _B
007C5F _H				XXXXXXXX _B

(Continued)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Sym- bol	Pin	Condition		Value			Unit	Remarks
					Min	Typ	Max		
Power supply current	I _{CC} T	V _{CC}	V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode T _A = +25°C	—	25	150	μA	MB90F356A MB90F357A MB90356A MB90357A	
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T _A = +25°C	—	25	150	μA	MB90F356AS MB90F357AS MB90356AS MB90357AS	
			V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode T _A = +25°C	—	60	140	μA	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA	
			V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode T _A = +25°C	—	80	250	μA	MB90F356TA MB90F357TA MB90356TA MB90357TA	
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T _A = +25°C	—	80	250	μA	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS	
	I _{CC} H	V _{CC} = 5.0 V, At Stop mode, T _A = +25°C	—	7	25	μA	Devices without “T”-suffix		
			—	60	130	μA	Devices with “T”-suffix		
Input capacity	C _{IN}	Other than C, AV _{CC} , AV _{SS} , AVRH, V _{CC} , V _{SS} ,		—	—	5	15	pF	

(2) Reset Standby Input

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)


(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Value		Unit	Remarks
			Min	Max		
Reset input time	t_{RSTL}	$\overline{RST}$	500	—	ns	Under normal operation
			Oscillation time of oscillator* + 100 μs	—	μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode
			100	—	μs	In Main timer mode and PLL timer mode


* : Oscillation time of oscillator is the time that the amplitude reaches 90%.

In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of μs to several ms. With an external clock, the oscillation time is 0 ms.

Under normal operation:



In Stop mode, Sub Clock mode, Sub Sleep mode, Watch mode:




(6) Bus Timing (Write)

($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $f_{CP} \leq 24\text{ MHz}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Valid address $\Rightarrow \overline{WR} \downarrow$ time	t_{AVWL}	A21 to A16, AD15 to AD00, $\overline{WR}$	—	$t_{CP}-15$	—	ns	
$\overline{WR}$ pulse width	t_{WLWH}	$\overline{WR}$		$(n^*+3/2)t_{CP} - 20$	—	ns	
Valid data output $\Rightarrow \overline{WR} \uparrow$ time	t_{DVWH}	AD15 to AD00, $\overline{WR}$		$(n^*+3/2)t_{CP} - 20$	—	ns	
$\overline{WR} \uparrow \Rightarrow$ Data hold time	t_{WHDX}	AD15 to AD00, $\overline{WR}$		15	—	ns	
$\overline{WR} \uparrow \Rightarrow$ Address valid time	t_{WHAX}	A21 to A16, $\overline{WR}$		$t_{CP}/2 - 10$	—	ns	
$\overline{WR} \uparrow \Rightarrow$ ALE $\uparrow$ time	t_{WHLH}	$\overline{WR}$, ALE		$t_{CP}/2 - 15$	—	ns	
$\overline{WR} \downarrow \Rightarrow$ CLK $\uparrow$ time	t_{WLCH}	$\overline{WR}$, CLK		$t_{CP}/2 - 15$	—	ns	

* : n: Number of ready cycles



5. A/D Converter

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $3.0\text{ V} \leq \text{AVRH}$, $V_{CC} = \text{AV}_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = \text{AV}_{SS} = 0\text{ V}$)

(MB90F352(S)/MB90F351(S): $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $3.0\text{ V} \leq \text{AVRH}$, $V_{CC} = \text{AV}_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 16\text{ MHz}$, $V_{SS} = \text{AV}_{SS} = 0\text{ V}$)

(Device other than above: $T_A = -40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$, $3.0\text{ V} \leq \text{AVRH}$, $V_{CC} = \text{AV}_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = \text{AV}_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	± 3.0	LSB	
Nonlinearity error	—	—	—	—	± 2.5	LSB	
Differential nonlinearity error	—	—	—	—	± 1.9	LSB	
Zero reading voltage	V_{OT}	AN0 to AN14	$\text{AV}_{SS} - 1.5$	$\text{AV}_{SS} + 0.5$	$\text{AV}_{SS} + 2.5$	LSB	
Full scale reading voltage	V_{FST}	AN0 to AN14	$\text{AVRH} - 3.5$	$\text{AVRH} - 1.5$	$\text{AVRH} + 0.5$	LSB	
Compare time	—	—	1.0	—	16,500	μs	$4.5\text{ V} \leq \text{AV}_{CC} \leq 5.5\text{ V}$
			2.0				$4.0\text{ V} \leq \text{AV}_{CC} < 4.5\text{ V}$
Sampling time	—	—	0.5	—	∞	μs	$4.5\text{ V} \leq \text{AV}_{CC} \leq 5.5\text{ V}$
			1.2				$4.0\text{ V} \leq \text{AV}_{CC} < 4.5\text{ V}$
Analog port input current	I_{AIN}	AN0 to AN14	-0.3	—	+0.3	μA	
Analog input voltage range	V_{AIN}	AN0 to AN14	AV_{SS}	—	AVRH	V	
Reference voltage range	—	AVRH	$\text{AV}_{SS} + 2.7$	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	3.5	7.5	mA	
	I_{AH}	AV_{CC}	—	—	5	μA	*
Reference voltage supply current	I_R	AVRH	—	600	900	μA	
	I_{RH}	AVRH	—	—	5	μA	*
Offset between input channels	—	AN0 to AN14	—	—	4	LSB	

* : If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = \text{AV}_{CC} = \text{AVRH} = 5.0\text{ V}$) .


MB90350 Series

Notes on A/D Converter Section

• About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

· Analog input equivalence circuit



MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S),
MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S),

	R	C
$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$	2.0 k Ω (Max)	16.0 pF (Max)
$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$	8.2 k Ω (Max)	16.0 pF (Max)

MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S),
MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S),


	R	C
$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$	2.0 k Ω (Max)	14.4 pF (Max)
$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$	8.2 k Ω (Max)	14.4 pF (Max)

Note : The value is reference value.

■ PACKAGE DIMENSIONS

64-pin plastic LQFP
(FPT-64P-M09)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED F64018S-c-3-5

Dimensions in mm (inches) .



Note : The values in parentheses are reference values.

(Continued)

MB90350 Series

64-pin plastic LQFP
(FPT-64P-M23)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED F64034S-c-1-1

Dimensions in mm (inches) .


Note : The values in parentheses are reference values.

(Continued)

(Continued)

64-pin plastic LQFP
(FPT-64P-M24)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



© 2005 FUJITSU LIMITED F64036S-c-1-1

Dimensions in mm (inches) .

Note : The values in parentheses are reference values.

MB90350 Series

The information for microcontroller supports is shown in the following homepage.
<http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html>

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.