

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-104e1

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(Continued)

Part Number Parameter	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102	
16-bit Output		4 cha	annels		8 cha	annels	
Compare	Signals an inte A pair of comp	errupt when 16- are registers c	bit I/O Timer m an be used to g	atches output o enerate an out	compare registe put signal.	ers.	
		6 cha	annels		8 cha	annels	
16-bit Input Capture	Retains freerui interrupt.	n timer value by	/ (rising edge, fa	alling edge or ris	sing & falling ed	ge), signals an	
8/16-bit Programmable Pulse	6 ch 8-bit re 8-bit re	 6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12 8-bit reload registers for H pulse width × 12 					
	ration modes. s can be configu counter. sys, fsys/2¹, fsys ncy, fosc = Osc	ured as one 16- s/2², fsys/2³, fsy cillation clock fre	bit reload coun /s/2⁴ or 128 μs@ equency)	ter or as @fosc = 4 MHz			
	1 channel			3 cha	annels		
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks						
		8 cha	annels		16 cha	annels	
External Interrupt	Can be used rising edge, falling edge, starting up by H/L level input, external i extended intelligent I/O services (EI ² OS) and DMA.					al interrupt,	
D/A converter		-	_		2 cha	annels	
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash Memory			_				
Corresponding EVA name	MB90V3	40A-102	MB90V3	340A-101		_	

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ PRODUCT LINEUP 3

Part Number	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS				
	$\frac{1}{100-10} = 100 + 1$							
System clock	Minimum instruction e	execution time : 42 ns (oscillation clock 4 MHz	s) , PLL × 6)				
ROM	Dual operation flash n 64Kbytes : MB90F3 128Kbytes : MB90F3	nemory 56A(S), MB90F356TA(57A(S), MB90F357TA(S) S)					
RAM		4 Kb	ytes					
Emulator-specific power supply*1		_	_					
Sub clock pin (X0A, X1A)	Y	es	N internal CR oscilla) sub c	lo tion can be used as clock)				
Clock monitor function		Y	es					
Low voltage/CPU operation detection reset	No	Yes	No	Yes				
Operating voltage range	3.5 V to 5.5 V : at nor 3.5 V to 5.5 V : at usir 3.5 V to 5.5 V : at usir	mal operating (not usin ng A/D converter/Flash ng external bus	g A/D converter) programming					
Operating temperature range		_40 °C to) +125 °C					
Package		LQF	P-64					
		2 cha	innels					
UART	Wide range of baud ra Special synchronous LIN functionality work	ate settings using a dec options for adapting to ing either as master or	Jicated reload timer different synchronous slave LIN device	serial protocols				
I ² C (400 Kbps)		1 cha	annel					
		15 cha	annels					
A/D Converter	10-bit or 8-bit resolution Conversion time : Min	on 3 μs includes sample	time (per one channel))				
16-bit Reload Timer (4 channels)	Operation clock freque Supports External Eve	ency : fsys/2 ¹ , fsys/2 ³ , f ent Count function.	isys/2 ⁵ (fsys = Machine	e clock frequency)				
	I/O Timer annels)I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.I/O Timer annels)Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/21, fsys/22, fsys/23, fsys/24, fsys/25, fsys/26, fsys/2 (fsys = Machine clock frequency)							
16-bit I/O Timer (2 channels)								
16-bit Output		4 cha	innels					
Compare	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.							

■ PIN ASSIGNMENTS

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357TA(S), MB90



Туре	Circuit	Remarks
I	Pout Pout N-ch Nout R CMOS hysteresis inputs Automotive inputs Standby control for input shutdown Analog input	 CMOS level output (IoL = 4 mA, IoH = -4 mA) CMOS hysteresis inputs (With the standby-time input shutdown function) Automotive input (With the standby-time input shutdown function) A/D analog input
К	P-ch N-ch	Power supply input protection circuit
L	P-ch N-ch 777 ANE AVR ANE	 A/D converter reference voltage power supply input pin, with the protection circuit Flash memory devices do not have a protection circuit against Vcc for pin AVRH.

16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01_{H} is written in the security byte, the flash memory is in the protected state by security. Therefore please do not write 01_{H} in this address if you do not use the security function. Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001н

17. Correspondence with $T_A = +105 \ ^\circ C$ or more

If used exceeding T_A = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage	
$4.0~\text{V}\pm0.3~\text{V}$	

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time					
2²º/Fc (app	prox. 262 ms*)				

 * : This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20 μs.



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000_H and FFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.

■ I/O MAP

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB
07н to 0Ан		Reserve	d		
0Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111в
0Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111в
0Dн		Reserve	d		
0Ен	Input Level Select Register 0	ILSR0	R/W	Ports	0000000в
0 F н	Input Level Select Register 1	ILSR1	R/W	Ports	0000000в
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0000000в
11н	Port 1 Direction Register	DDR1	R/W	Port 1	0000000в
12н	Port 2 Direction Register	DDR2	R/W	Port 2	ХХ00000в
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0000000в
14н	Port 4 Direction Register	DDR4	R/W	Port 4	ХХ00000в
15 н	Port 5 Direction Register	DDR5	R/W	Port 5	Х000000в
16 н	Port 6 Direction Register	DDR6	R/W	Port 6	0000000в
17н to 19н		Reserve	ed		
1Ан	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXX _B
1Bн		Reserve	d		
1Cн	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	0000000в
1Dн	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	0000000в
1Eн	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000в
1Fн	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	0000000в
20н to 37н		Reserve	ed		
38н	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0Х000ХХ1в
39н	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0Х00001в
ЗАн	PPG 4/5 Count Clock Select Register	PPG45	R/W		000000Х0в
3Вн	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	0000000в

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
А4н	DMA Stop Status Register	DSSR	R/W	DMA	0000000в
А5н	Automatic Ready Function Selection Register	ARSR	W	External Memory	0011XX00 _в
А6н	External Address Output Control Register	HACR	W	Access	0000000в
А7н	Bus Control Signal Selection Register	ECSR	W		000000XB
А8н	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B
А9н	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1XX00100 _B
ААн	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1Х001000в
АВн		Reserved	I		
АСн	DMA Enable Register L	DERL	R/W		0000000в
ADн	DMA Enable Register H	DERH	R/W	DINA	0000000в
АЕн	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 _B
AFн		Reserved			
В0н	Interrupt Control Register 00	ICR00	W,R/W		00000111в
В1н	Interrupt Control Register 01	ICR01	W,R/W		00000111в
В2н	Interrupt Control Register 02	ICR02	W,R/W		00000111в
ВЗн	Interrupt Control Register 03	ICR03	W,R/W		00000111в
В4н	Interrupt Control Register 04	ICR04	W,R/W		00000111в
В5н	Interrupt Control Register 05	ICR05	W,R/W		00000111в
В6н	Interrupt Control Register 06	ICR06	W,R/W		00000111в
В7н	Interrupt Control Register 07	ICR07	W,R/W	Interrupt Control	00000111в
В8н	Interrupt Control Register 08	ICR08	W,R/W	interrupt Control	00000111в
В9н	Interrupt Control Register 09	ICR09	W,R/W		00000111в
ВАн	Interrupt Control Register 10	ICR10	W,R/W		00000111в
ВВн	Interrupt Control Register 11	ICR11	W,R/W		00000111в
ВСн	Interrupt Control Register 12	ICR12	W,R/W		00000111в
BDн	Interrupt Control Register 13	ICR13	W,R/W		00000111в
ВЕн	Interrupt Control Register 14	ICR14	W,R/W		00000111в
BFн	Interrupt Control Register 15	ICR15	W,R/W		00000111в
С0н to С9н		Reserved			

Address	Register	Abbrevia- tion	Access	Resource name	Initial value	
7908н	Reload Register L4	PRLL4	R/W		XXXXXXXXB	
7909н	Reload Register H4	PRLH4	R/W	16-bit Programmable	XXXXXXXXB	
790Ан	Reload Register L5	PRLL5	R/W	Generator 4/5	XXXXXXXXB	
790Вн	Reload Register H5	PRLH5	R/W		XXXXXXXXB	
790Сн	Reload Register L6	PRLL6	R/W		XXXXXXXXB	
790D н	Reload Register H6	PRLH6	R/W	16-bit Programmable	XXXXXXXXB	
790Ен	Reload Register L7	PRLL7	R/W	Generator 6/7	XXXXXXXXB	
790F н	Reload Register H7	PRLH7	R/W		XXXXXXXXB	
7910н	Reload Register L8	PRLL8	R/W		XXXXXXXXB	
7911 н	Reload Register H8	PRLH8	R/W	16-bit Programmable	XXXXXXXXB	
7912н	Reload Register L9	PRLL9	R/W	Generator 8/9	XXXXXXXXB	
7913н	Reload Register H9	PRLH9	R/W		XXXXXXXXB	
7914н	Reload Register LA	PRLLA	R/W		XXXXXXXXB	
7915н	Reload Register HA	PRLHA	R/W	16-bit Programmable	XXXXXXXXB	
7916н	Reload Register LB	PRLLB	R/W	Generator A/B	XXXXXXXXB	
7917 н	Reload Register HB	PRLHB	R/W		XXXXXXXXB	
7918 н	Reload Register LC	PRLLC	R/W		XXXXXXXXB	
7919 н	Reload Register HC	PRLHC	R/W	16-bit Programmable	XXXXXXXXB	
791Ан	Reload Register LD	PRLLD	R/W	Generator C/D	XXXXXXXXB	
791В н	Reload Register HD	PRLHD	R/W		XXXXXXXXB	
791С н	Reload Register LE	PRLLE	R/W		XXXXXXXXB	
791D н	Reload Register HE	PRLHE	R/W	16-bit Programmable	XXXXXXXXB	
791E н	Reload Register LF	PRLLF	R/W	Generator E/F	XXXXXXXXB	
791F н	Reload Register HF	PRLHF	R/W		XXXXXXXXB	
7920н	Input Capture Register 0	IPCP0	R		XXXXXXXXB	
7921н	Input Capture Register 0	IPCP0	R	Input Conturo 0/1	XXXXXXXXB	
7922н	Input Capture Register 1	IPCP1	R		XXXXXXXAB	
7923н	Input Capture Register 1	IPCP1	R		XXXXXXXXB	
7924н to 7927н	Reserved					
7928н	Input Capture Register 4	IPCP4	R		XXXXXXXXB	
7929н	Input Capture Register 4	IPCP4	R	Input Conturo 4/5	XXXXXXXXB	
792Ан	Input Capture Register 5	IPCP5	R	input Capture 4/5	XXXXXXXXB	
792Вн	Input Capture Register 5	IPCP5	R		XXXXXXXXB	

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7950н	Serial Mode Register 3	SMR3	W, R/W		0000000в
7951 н	Serial Control Register 3	SCR3	W, R/W		0000000в
7952н	Reception/Transmission Data Register 3	RDR3/ TDR3	R/W		0000000в
7953н	Serial Status Register 3	SSR3	R,R/W		00001000в
7954н	Extended Communication Control Register 3	ECCR3	R,W, R/W	UNICIS	000000XXB
7955н	Extended Status/Control Register 3	ESCR3	R/W		00000100в
7956н	Baud Rate Generator Register 30	BGR30	R/W		0000000в
7957 н	Baud Rate Generator Register 31	BGR31	R/W		0000000в
7958н, 7959н		Reserve	ed		
7960 н	Clock Monitor Function Control Register	CSVCR	R, R/W	Clock Monitor	00011100в
7961н to 796Dн		Reserve	ed		
796 Ен	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0 _B
796 Fн		Reserve	ed		
7970н	I ² C Bus Status Register 0	IBSR0	R		0000000в
7971 н	I ² C Bus Control Register 0	IBCR0	W,R/W		0000000в
7972н	I ² C 10-bit Slave Address Register 0	ITBAL0	R/W		0000000в
7973н		ITBAH0	R/W		0000000в
7974н	I ² C 10-bit Slave Address Mask Register	ITMKL0	R/W	I ² C Interface 0	11111111в
7975н	0	ITMKH0	R/W		00111111в
7976н	I ² C 7-bit Slave Address Register 0	ISBA0	R/W		0000000в
7977 н	I ² C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111в
7978 н	I ² C data register 0	IDAR0	R/W		0000000в
7979н, 797Ан		Reserve	ed		
797Вн	I ² C Clock Control Register 0	ICCR0	R/W	I ² C Interface 0	00011111в
797Сн to 79А1н		Reserve	ed		
79А2н	Flash Write Control Register 0	FWR0	R/W	Duel Operation	0000000в
79АЗн	Flash Write Control Register 1	FWR1	R/W	Flash	0000000в
79А4 н	Sector Change Setting Register	SSR0	R/W		00XXXXX0 _B
79А5н to 79С1н	Reserved				

Address	Pagistor	Abbroviation	Access	Initial Value
CAN1	Register	Appreviation	Access	
007С40н				XXXXXXXX
007C41н	ID register 9	פססו	DAM	XXXXXXXXB
007C42н		IDRO	K/VV -	XXXXXXXXB
007С43н				XXXXXXXXB
007C44н				XXXXXXXX
007C45н	ID register 0	ספרו		XXXXXXXXB
007С46н	ID register 9	IDR9	K/VV -	XXXXXXXX
007C47н				XXXXXXXXB
007C48н				XXXXXXXX
007C49н	ID register 10			XXXXXXXXB
007С4Ан		IDKTU	K/VV -	XXXXXXXX
007C4Bн				XXXXXXXXB
007С4Сн				XXXXXXXX
007C4Dн	- ID register 11	IDR11	R/W	XXXXXXXXB
007C4Eн				XXXXXXXX
007C4Fн				XXXXXXXXB
007С50н				XXXXXXXXB
007C51н	ID register 12			XXXXXXXXB
007C52н		IDR 12	K/VV —	XXXXXXXXB
007C53н				XXXXXXXXB
007C54н				XXXXXXXX
007C55н	ID register 12	12		XXXXXXXXB
007С56н		IDK 15	R/W -	XXXXXXXXB
007C57н				XXXXXXXXB
007C58н				XXXXXXXXB
007C59н	ID register 14			XXXXXXXXB
007С5Ан	- ID register 14	IDR 14	R/W	XXXXXXXX
007С5Вн				XXXXXXXXB
007С5Сн				XXXXXXXXB
007C5Dн	ID register 15			XXXXXXXXB
007С5Ен		כואטו		XXXXXXXXB
007C5Fн				XXXXXXXXB

(Continued)

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AVss = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ \end{array}$

Parameter	Sym- bol	Pin	Condition	Value			Unit	Romarks	
Parameter			Condition		Min	Тур	Max	Unit	Remarks
Power supply current	Ісст	Vcc	$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$		_	25	150	μΑ	MB90F356A MB90F357A MB90356A MB90357A
			$V_{cc} = 5.0 V$, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$			25	150	μΑ	MB90F356AS MB90F357AS MB90356AS MB90357AS
			$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode $T_A = +25^{\circ}C$			60	140	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA
			$V_{cc} = 5.0 V$, Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$			80	250	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA
			$V_{CC} = 5.0 V$, Internal CR oscillation/ 4 division, At watch mode $T_A = +25^{\circ}C$			80	250	μΑ	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
	Іссн		$V_{CC} = 5.0 V,$ At Stop mode, $T_A = +25^{\circ}C$			7	25	μΑ	Devices without "T"-suffix
						60	130	μA	Devices with "T"-suffix
Input capacity	CIN	Other than AVRH, Vcc,	C, AVcc, AVss, , Vss,			5	15	pF	

(2) Reset Standby Input

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ V = 10\%, \ V_{CC} = 10$

Parameter	Symbol	Pin	Value	Unit	Bomarka	
			Min	Max	Unit	Remarks
Reset input time	trst∟	RST	500	_	ns	Under normal operation
			Oscillation time of oscillator* + 100 μs		μs	In Stop mode, Sub Clock mode, Sub Sleep mode and Watch mode
			100		μs	In Main timer mode and PLL timer mode

* : Oscillation time of oscillator is the time that the amplitude reaches 90%.
 In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR / ceramic oscillators, the oscillation time is between hundreds of μs to several ms. With an external clock, the oscillation time is 0 ms.



(6) Bus Timing (Write)

Value Parameter Symbol Pin Condition Unit Remarks Min Max A21 to A16, Valid address $\Rightarrow \overline{WR} \downarrow time$ AD15 to AD00, **t**avwl tcp-15 ns WR WR WR pulse width (n*+3/2)tcp-20 **t**wlwh ns ____ Valid data output $\Rightarrow \overline{WR} \uparrow$ AD15 to AD00, (n*+3/2)tcp - 20 t_{DVWH} ns WR time AD15 to AD00, $\overline{\mathsf{WR}} \uparrow \Rightarrow$ Data hold time 15 twhdx ____ ns WR A21 to A16, $\overline{WR} \uparrow \Rightarrow Address valid time$ tcp/2 - 10 **t**whax ns WR $\overline{\mathsf{WR}} \uparrow \Rightarrow \mathsf{ALE} \uparrow \mathsf{time}$ WR, ALE tcp/2 - 15 twhlh ____ ns $\overline{\mathsf{WR}} \downarrow \Rightarrow \mathsf{CLK} \uparrow \mathsf{time}$ WR, CLK **t**wlch tcp/2 - 15 ns ____

* : n: Number of ready cycles



 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10 \%, V_{SS} = 0.0 \text{ V}, f_{CP} \le 24 \text{ MHz})$

5. A/D Converter

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \ (Device \ other \ than \ above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ 3.0 \ V \le AVRH, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V)$

Paramotor	Symbol	Din	Value				Pomarks	
Faiametei	Symbol	FIII	Min	Тур	Max	Unit	Remarks	
Resolution					10	bit		
Total error				—	±3.0	LSB		
Nonlinearity error		—	_	—	±2.5	LSB		
Differential nonlinearity error	_	_	_	_	±1.9	LSB		
Zero reading voltage	Vот	AN0 to AN14	AVss – 1.5	AVss + 0.5	AVss + 2.5	LSB		
Full scale reading voltage	Vfst	AN0 to AN14	AVRH – 3.5	AVRH – 1.5	AVRH + 0.5	LSB		
Compare time	_		1.0		16,500	μs	$4.5~V \le AV_{CC} \le 5.5~V$	
			2.0				$4.0 \text{ V} \le \text{AV}_{\text{CC}} < 4.5 \text{ V}$	
Sampling time	_		0.5		8	μs	$4.5 \text{ V} \le \text{AV}_{\text{CC}} \le 5.5 \text{ V}$	
			1.2				$4.0 \text{ V} \le \text{AVcc} < 4.5 \text{ V}$	
Analog port input current	Iain	AN0 to AN14	-0.3	_	+0.3	μΑ		
Analog input voltage range	VAIN	AN0 to AN14	AVss		AVRH	V		
Reference voltage range	_	AVRH	AVss + 2.7	_	AVcc	V		
Power supply current	la	AVcc		3.5	7.5	mA		
	Іан	AVcc			5	μΑ	*	
Reference voltage supply current	IR	AVRH	_	600	900	μΑ		
	IRH	AVRH			5	μΑ	*	
Offset between input channels	_	AN0 to AN14	—		4	LSB		

* : If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$).

Notes on A/D Converter Section

• About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.











The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.