

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-113e1

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## ■ PRODUCT LINEUP 1

Part Number	MD005254	MD0052540	MD005254.4	MDOOF254TA	MD00F2F4AC			
Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS		
CPU			F <sup>2</sup> MC-16	SLX CPU				
System clock			×1, ×2, ×3, ×4, n time : 42 ns (			6)		
ROM	64Kbytes: N	Flash memoryDual operation flash memory64Kbytes : MB90F351(S)64Kbytes : MB90F351A(S), MB90F351TA(S)128Kbytes : MB90F352(S)128Kbytes : MB90F352A(S), MB90F352TA(S)						
RAM			4 Kb	oytes				
Emulator-specific power supply*1			_	_				
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Y	es	N	0		
Clock monitor function			N	lo				
Low voltage/CPU operation detection reset	N	lo	No	Yes	No	Yes		
Operating voltage range	4.0 V to 5.5 V		rating (not usin converter/Flash nal bus		r)			
Operating temperature range	-40 °C to +10 up to 16 MHz r	5 °C (+125 °C machine clock)		–40 °C to	o +125 °C			
Package			LQF	P-64				
UART	Special synch	ronous options	2 cha ngs using a deo for adapting to er as master or	different synch	ronous serial pr	otocols		
I <sup>2</sup> C (400 Kbps)			1 cha	annel				
			15 cha	annels				
A/D Converter	10-bit or 8-bit Conversion tin		cludes sample	time (per one o	channel)			
16-bit Reload Timer (4 channels)		k frequency : f rnal Event Cou	sys/2¹, fsys/2³, f nt function.	fsys/2⁵ (fsys =	Machine clock f	requency)		
	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.							
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)							
16-bit Output			4 cha	innels				
Compare			bit I/O Timer m an be used to g			gisters.		

(Continued)

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS			
Farameter	6 channels						
16-bit Input Capture	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), s interrupt.						
8/16-bit		6 channels (16-bit) 8-bit reload c 8-bit reload registers 8-bit reload registers	counters $\times$ 12 for L pulse width $\times$ 12				
Programmable Pulse Generator	8-bit prescaler + 8-bit Operation clock frequ	counters can be configu	s/2², fsys/2³, fsys/24 or	128 µs@fosc = 4 MHz			
		1 cha	annel	-			
CAN Interface							
	8 channels						
External Interrupt		lge, falling edge, startin O services (El²OS) and		t, external interrupt,			
D/A converter		_	_				
I/O Ports	All push-pull outputs Bit-wise settable as in Settable as CMOS sc	ns can be used as gen put/output or periphera hmitt trigger/ automotiv le for external bus (only	l module signal e inputs				
Flash Memory	Supports automatic programming, Embedded Algorithm <sup>™*2</sup> Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)						
Corresponding EVA name	-	40A-104		340A-103			

\*1: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.


\*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

## ■ PRODUCT LINEUP 4

Part Number Parameter	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104	
CPU			F <sup>2</sup> MC-16	SLX CPU			
System clock	On-chip PLL clock multiplier ( $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, $\times$ 6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL $\times$ 6)						
ROM		IB90356A(S), N IB90357A(S), N		External			
RAM		4 Kt	oytes		30 K	bytes	
Emulator-specific power supply*		_	_		Y	es	
Sub clock pin (X0A, X1A)	Ye	es	No (internal CR oscillation can be used as sub clock)	Yes			
Clock monitor function			Y	es	·		
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No		
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter)4.0 V to 5.5 V : at using A/D converter5 V ± 10%4.5 V to 5.5 V : at using external bus					: 10%	
Operating temperature range		–40 °C to	o +125 °C		_	_	
Package		LQF	P-64		PGA-299		
UART	Special synchi	baud rate settin ronous options	nnels ngs using a dec for adapting to er as master or	different synch	imer ronous serial pr	nnels otocols	
I <sup>2</sup> C (400 Kbps)		1 cha	annel		2 cha	nnels	
A/D Converter	10-bit or 8-bit i Conversion tim	resolution	annels cludes sample	time (per one c		annels	
16-bit Reload Timer (4 channels)	Operation cloc		sys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , f		Machine clock f	requency)	
16-bit I/O Timer			(0) corresponds (1) corresponds ICU 4/5/6/7,		I/O Timer 1 co	, OĊU 0/1/2/3.	
(2 channels)	Supports Time Operation cloc		match with Ou sys, fsys/2 <sup>1</sup> , fsy		Channel 0, 4) . ys/2⁴, fsys/2⁵, fs	ys/2 <sup>6</sup> , fsys/2 <sup>7</sup>	

## ■ PIN ASSIGNMENTS

MB90F351(S), MB90F352(S), MB90F351A(S), MB90F351TA(S), MB90F352A(S), MB90F352TA(S), MB90F356A(S), MB90F356TA(S), MB90F357A(S), MB90F357TA(S), MB90351A(S), MB90352TA(S), MB90352A(S), MB90352TA(S), MB90356A(S), MB90356TA(S), MB90357TA(S), MB90



## ■ PIN DESCRIPTION

Pin No.	<b>D</b> '	Circuit	<b>F</b> ound to a
LQFP64*	Pin name	type	Function
46	X1	^	Oscillation output pin
47	X0	A	Oscillation input pin
45	RST	E	Reset input pin
	P62 to P67		General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
3 to 8	PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F)		Output pins for PPGs
	P50		General purpose I/O port
9	AN8	0	Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
	P51		General purpose I/O port
10	AN9	I	Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
	P52		General purpose I/O port
11	AN10		Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
	P53		General purpose I/O port
12	AN11	I	Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
	P54		General purpose I/O port
13	AN12	I	Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14, 15	P55, P56		General purpose I/O ports
14, 15	AN13, AN14		Analog input pins for A/D converter
	P42		General purpose I/O port
16	IN6	F	Data sample input pin for input capture ICU6
16	RX1		RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
	P43		General purpose I/O port
17	IN7	F	Data sample input pin for input capture ICU7
	TX1	]	TX output pin for CAN1
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)
19, 20	X0A, X1A B		X0A : Oscillation input pins for sub clock X1A : Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104)

Туре	Circuit	Remarks
Ν	pull-up control resistor Pout Pout Nout R CMOS inputs Automotive inputs TTL input Standby control for input shutdown	<ul> <li>CMOS level output (lo<sub>L</sub> = 4 mA, lo<sub>H</sub> = -4 mA)</li> <li>CMOS inputs (With the standby-time input shutdown function)</li> <li>Automotive input (With the standby-time input shutdown function)</li> <li>TTL input (With the standby-time input shutdown function)</li> <li>Programmable pull-up resistor: approx. 50 kΩ</li> </ul>
Ο	P-ch Pout N-ch Nout CMOS inputs Automotive inputs Standby control for input shutdown Analog input	<ul> <li>CMOS level output (IoL = 4 mA, IoH = -4 mA)</li> <li>CMOS inputs (With the standby-time input shutdown function)</li> <li>Automotive input (With the standby-time input shutdown function)</li> <li>A/D analog input</li> </ul>

### 9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AV<sub>CC</sub> (turning on/off the analog and digital power supplies simultaneously is acceptable).

### 10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVRH = V_{SS}$ .

#### 11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V).

#### 12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified Vcc power supply voltage operating range. Therefore, the Vcc power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that  $V_{CC}$  ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard  $V_{CC}$  power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

#### 13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

#### 14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



### 15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note : Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

### 16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code  $01_{\text{H}}$  is written in the security byte, the flash memory is in the protected state by security. Therefore please do not write  $01_{\text{H}}$  in this address if you do not use the security function. Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357A(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001н

### 17. Correspondence with $T_A = +105 \ ^\circ C$ or more

If used exceeding T<sub>A</sub> = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

#### 18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

#### (1) Low voltage detection reset circuit

Detection voltage	÷
$4.0~\text{V}\pm0.3~\text{V}$	

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.


#### (2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time	
220/Fc (approx. 262 ms*)	

 \* : This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20 μs.

#### • MB90V340A-103/104



Address	Register	Abbrevia- tion	Access	Resource name	Initial value
5Eн	Output Compare Control Status Register 6	OCS6	R/W	Output Compose C/Z	0000XX00в
5Fн	Output Compare Control Status Register 7	OCS7	R/W	Output Compare 6/7	0ХХ00000в
60н	Timer Control Status Register 0	TMCSR0	R/W		0000000в
61н	Timer Control Status Register 0	TMCSR0	R/W	16-bit Reload Timer 0	ХХХХ0000в
62н	Timer Control Status Register 1	TMCSR1	R/W		0000000в
63н	Timer Control Status Register 1	TMCSR1	R/W	16-bit Reload Timer 1	XXXX0000 <sub>B</sub>
64н	Timer Control Status Register 2	TMCSR2	R/W		0000000в
65н	Timer Control Status Register 2	TMCSR2	R/W	16-bit Reload Timer 2	XXXX0000 <sub>B</sub>
66н	Timer Control Status Register 3	TMCSR3	R/W		0000000в
<b>67</b> н	Timer Control Status Register 3	TMCSR3	R/W	16-bit Reload Timer 3	XXXX0000 <sub>B</sub>
<b>68</b> н	A/D Control Status Register 0	ADCS0	R/W		000XXXX0в
69н	A/D Control Status Register 1	ADCS1	R/W		0000000Хв
6Ан	A/D Data Register 0	ADCR0	R		0000000в
<b>6В</b> н	A/D Data Register 1	ADCR1	R	A/D Converter	XXXXXX00B
6Сн	ADC Setting Register 0	ADSR0	R/W		0000000в
6Dн	ADC Setting Register 1	ADSR1	R/W		0000000в
<b>6</b> Ен	Low Voltage/CPU Operation Detection Reset Control Register	LVRC	R/W, W	Low Voltage/CPU Operation Detection Reset	00111000в
6 <b>F</b> н	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	XXXXXXX1B
70н to 7Fн		Reserv	ed	I	
80н to 8Fн	Reserved for CAN Interface 1. Refer to	"∎ CAN CO	NTROLL	ERS"	
90н to 9Ан		Reserv	ed		
9Вн	DMA Descriptor Channel Specification Register	DCSR	R/W		0000000в
9Сн	DMA Status Register L	DSRL	R/W	DMA	0000000в
9Dн	DMA Status Register H	DSRH	R/W		0000000в
9Ен	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000в
9 <b>F</b> н	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0B
АОн	Low-power Consumption Mode Control Register	LPMCR	W,R/W	Low Power Consumption Control Circuit	00011000в
А1н	Clock Selection Register CKSCR R,R/W Low Power Consumption Control Circuit				
А2н, А3н		Reserv	ed		1

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
<b>7950</b> н	Serial Mode Register 3	SMR3	W, R/W		0000000в
<b>7951</b> н	Serial Control Register 3	SCR3	W, R/W		0000000в
<b>7952</b> н	Reception/Transmission Data Register 3	RDR3/ TDR3	R/W		0000000в
<b>7953</b> н	Serial Status Register 3	SSR3	R,R/W	UART3	00001000в
<b>7954</b> н	Extended Communication Control Register 3	ECCR3	R,W, R/W	UARTS	000000XXв
<b>7955</b> н	Extended Status/Control Register 3	ESCR3	R/W		00000100в
7956н	Baud Rate Generator Register 30	BGR30	R/W		0000000в
<b>7957</b> н	Baud Rate Generator Register 31	BGR31	R/W		0000000в
7958н, 7959н		Reserve	ed		
<b>7960</b> н	Clock Monitor Function Control Register         CSVCR         R, R/W         Clock Monitor				00011100в
7961н to 796Dн		·			
<b>796Е</b> н	CAN Direct Mode Register	XXXXXXX0B			
<b>796F</b> н		Reserve	ed		
<b>7970</b> н	I <sup>2</sup> C Bus Status Register 0	IBSR0	R		0000000в
<b>7971</b> н	I <sup>2</sup> C Bus Control Register 0	IBCR0	W,R/W		0000000в
7972н	I <sup>2</sup> C 10-bit Slave Address Register 0	ITBAL0	R/W		0000000в
7973н		ITBAH0	R/W		0000000в
<b>7974</b> н	I <sup>2</sup> C 10-bit Slave Address Mask Register	ITMKL0	R/W	I <sup>2</sup> C Interface 0	11111111в
7975н	0	ITMKH0	R/W		00111111в
7976н	I <sup>2</sup> C 7-bit Slave Address Register 0	ISBA0	R/W		0000000в
<b>7977</b> н	I <sup>2</sup> C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111в
<b>7978</b> н	I <sup>2</sup> C data register 0	IDAR0	R/W		0000000в
7979н, 797Ан		Reserve	ed		
<b>797В</b> н	I <sup>2</sup> C Clock Control Register 0	ICCR0	R/W	I <sup>2</sup> C Interface 0	00011111в
797Сн to 79А1н		Reserve	ed		
<b>79А2</b> н	Flash Write Control Register 0	FWR0	R/W		0000000в
79АЗн	Flash Write Control Register 1	FWR1	R/W	Dual Operation Flash	0000000в
79A4⊦	Sector Change Setting Register	SSR0	R/W	1 10011	00XXXXX0 <sub>B</sub>
79А5н to 79С1н		Reserve	ed		(Continued

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AVss = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AVss = 0 \ V) \\ \end{array}$ 

Parameter	Sym-	Pin	Condition		Value			Remarks
Farameter	bol	FIII	Condition	Min	Тур	Max	Unit	Remarks
Power supply current			$V_{CC} = 5.0 V$ , Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation $T_A = +25^{\circ}C$	_	100	200	μΑ	MB90F356A MB90F357A MB90356A MB90357A
			$V_{CC} = 5.0 V$ , Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}C$		100	200	μA	MB90F356AS MB90F357AS MB90356AS MB90357AS
	IccL		$V_{cc} = 5.0 V$ , Internal frequency: 8 kHz, During stopping clock monitor function, At sub clock operation $T_A = +25^{\circ}C$		120	240	μΑ	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA
	VccIternal freq During operation monitor func At sub clock $T_A = +25^{\circ}C$ Vcc = 5.0 V, Internal CR 4 division, At sub clock $T_A = +25^{\circ}C$ Vcc = 5.0 V, Internal CR 4 division, At sub clock $T_A = +25^{\circ}C$ Vcc = 5.0 V, Internal freq During stop monitor func	Vcc	$V_{CC} = 5.0 V$ , Internal frequency: 8 kHz, During operating clock monitor function, At sub clock operation $T_A = +25^{\circ}C$		150	300	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA
			At sub clock operation		150	300	μA	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS
		$V_{cc} = 5.0 V$ , Internal frequency: 8 kHz, During stopping clock monitor function, At sub sleep $T_A = +25^{\circ}C$		20	50	μΑ	MB90F351 MB90F352 MB90F351A MB90F352A MB90F356A MB90F357A MB90351A MB90352A MB90356A MB90357A	

## 4. AC Characteristics

### (1) Clock Timing


(MB90F352(S)/N	/IB90F351(	Ś): T <sub>A</sub> = −40	°C to +	125 °C, ∖	/cc = 5.0	$V \pm 10^{\circ}$	%, fcP ≤ 24 MHZ, Vss = AVss = 0 V %, fcP ≤ 16 MHZ, Vss = AVss = 0 V %, fcP ≤ 24 MHZ, Vss = AVss = 0 V	
			Value					
Parameter	Symbol	Pin	Min	Тур	Мах	Unit	Remarks	
		X0, X1	3		16	MHz	1/2 (at PLL stop) When using an oscillation circuit	
			4		16	MHz	1 multiplied PLL When using an oscillation circuit	
			4		12	MHz	2 multiplied PLL When using an oscillation circuit	
	fc		4		8	MHz	3 multiplied PLL When using an oscillation circuit	
			4		6	MHz	4 multiplied PLL When using an oscillation circuit	
Clock frequency					4	MHz	6 multiplied PLL When using an oscillation circuit	
		XO	3		24	MHz	1/2 (at PLL stop), When using an external clock	
			4		24	MHz	1 multiplied PLL When using an external clock	
			4		12	MHz	2 multiplied PLL When using an external clock	
			4		8	MHz	3 multiplied PLL When using an external clock	
			4	_	6	MHz	4 multiplied PLL When using an external clock	
					4	MHz	6 multiplied PLL When using an external clock	
	fc∟	X0A, X1A		32.768	100	kHz		
	tovi	X0, X1	62.5	—	333	ns	When using an oscillation circuit	
Clock cycle time	<b>t</b> CYL	X0	41.67	—	333	ns	When using an external clock	
	<b>t</b> CYLL	X0A, X1A	10	30.5		μs		
Input clock pulse width	Pwh, Pwl	X0	10			ns	Duty ratio is about 30% to 70%.	
	PWHL, PWLL	X0A	5	15.2		μs		
Input clock rise and fall time	tcr, tcr	X0			5	ns	When using an external clock	
							(Continued	

 $(MB90F352(S)/MB90F351(S): T_A = -40 \text{ °C to } +105 \text{ °C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \le 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ 

(Continued)

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ V_{Cc} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{Cc} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ V_{Cc} = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ V_{SS} = AV_{SS} = 0 \ V) \\ \end{array}$ 

Parameter	Symbol	Pin	Value			Unit	Remarks	
Farameter	Min Typ Max		Unit	Kemarko				
Internal operating clock frequency (machine clock)	fср		1.5		24	- MHz	$\begin{array}{l} MB90F352/(S), \ MB90F351/(S)\\ When \ using \ main \ clock\\ (T_A \leq +105 \ ^\circ C) \end{array}$	
			1.5		16		$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When \ using \ main \ clock\\ (T_A \leq +125 \ ^{\circ}C) \end{array}$	
			1.5		24	MHz	Device other than above, When using main clock	
	fcpl			8.192	50	kHz	When using sub clock	
Internal operating clock cycle time (machine clock)			41.67		666	ns	$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When\ using\ main\ clock\\ (T_A \leq +105\ ^{\circ}C) \end{array}$	
	tcp	tcp —	62.5				$\begin{array}{l} MB90F352/(S),\ MB90F351/(S)\\ When\ using\ main\ clock\\ (T_A \leq +125\ ^{\circ}C) \end{array}$	
			41.67		666	ns	Device other than above, When using main clock	
	<b>t</b> CPL		20	122.1	—	μs	When using sub clock	




### (5) Bus Timing (Read)

(T\_A = -40°C to +105°C, V\_{CC} = 5.0 V  $\pm$  10 %, V\_{SS} = 0.0 V, f\_{CP} \leq 24 MHz)

Parameter	Sym-	Pin	Condi-	Va	Unit	Remarks	
Faidilletei	bol	FIII	tion	Min	Max	Unit	i temai ko
ALE pulse width	<b>t</b> lhll	ALE		tcp/2 - 10		ns	
Valid address $\Rightarrow$ ALE $\downarrow$ time	tavll	ALE, A21 to A16, AD15 to AD00		tcp/2 – 20		ns	
$ALE\downarrow  o$ Address valid time	<b>t</b> LLAX	ALE, AD15 to AD00		tcp/2 – 15		ns	
Valid address $\Rightarrow \overline{RD} \downarrow time$	<b>t</b> avrl	A21 toA16, AD15 to AD00, RD		tcp – 15		ns	
Valid address $\Rightarrow$ Valid data input	tavdv	A21 to A16, AD15 to AD00			5 tcp/2 – 60	ns	
RD pulse width	<b>t</b> rlrh	RD		(n*+3/2) t <sub>CP</sub> - 20		ns	
$\overline{RD}\downarrow\RightarrowValid$ data input	<b>t</b> rldv	RD, AD15 to AD00			(n*+3/2) tcp – 50	ns	
$\overline{RD} \uparrow \Rightarrow Data  hold  time$	<b>t</b> RHDX	RD, AD15 to AD00		0		ns	
$\overline{RD} \uparrow \Rightarrow ALE \uparrow time$	<b>t</b> RHLH	RD, ALE		tcp/2 - 15		ns	
$\overline{RD} \uparrow \Rightarrow Address valid time$	<b>t</b> RHAX	RD, A21 to A16		tcp/2 – 10		ns	
Valid address $\Rightarrow$ CLK $\uparrow$ time	tаvсн	A21 to A16, AD15 to AD00, CLK		tcp/2 – 16		ns	
$\overline{RD} \downarrow \Rightarrow CLK \uparrow time$	<b>t</b> RLCH	RD, CLK		tcp/2 – 15	—	ns	
$ALE \downarrow \Rightarrow \overline{RD} \downarrow time$	tllrl	ALE, RD		tcp/2 – 15	—	ns	


\* : n: number of ready cycles




#### (6) Bus Timing (Write)

Value Parameter Symbol Pin Condition Unit Remarks Min Max A21 to A16, Valid address  $\Rightarrow \overline{WR} \downarrow time$ AD15 to AD00, **t**avwl tcp-15 ns WR WR WR pulse width (n\*+3/2)tcp-20 **t**wlwh ns \_\_\_\_ Valid data output  $\Rightarrow \overline{WR} \uparrow$ AD15 to AD00, (n\*+3/2)tcp - 20 t<sub>DVWH</sub> ns WR time AD15 to AD00,  $\overline{\mathsf{WR}}^{\uparrow} \Rightarrow \mathsf{Data} \mathsf{ hold} \mathsf{ time}$ 15 twhdx \_\_\_\_ ns WR A21 to A16,  $\overline{WR} \uparrow \Rightarrow Address valid time$ tcp/2 - 10 **t**whax ns WR  $\overline{\mathsf{WR}} \uparrow \Rightarrow \mathsf{ALE} \uparrow \mathsf{time}$ WR, ALE tcp/2 - 15 twhlh \_\_\_\_ ns  $\overline{\mathsf{WR}} \downarrow \Rightarrow \mathsf{CLK} \uparrow \mathsf{time}$ WR, CLK **t**wlch tcp/2 - 15 ns \_\_\_\_

\* : n: Number of ready cycles




 $(T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10 \%, \text{Vss} = 0.0 \text{ V}, f_{CP} \le 24 \text{ MHz})$ 




#### (10) Trigger Input Timing

 $\begin{array}{l} (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device \ other \ than \ above: T_{A} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ \end{array}$ 


Parameter	Symbol	Pin	Condition	Val	ue	Unit	Remarks
Farameter	Symbol	FIII	Condition	Min	Max	Unit	itema ko
Input pulse width	ttrgh ttrgl	INT8 to INT15, INT9R to INT11R, ADTG	_	5 tcp		ns	



#### • Flash memory device



#### MASK ROM device



#### • About the error

Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.

### 7. Flash Memory Program/Erase Characteristics

Flash Memory

Parameter	Conditions		Value		Unit	Remarks	
		Min	Тур	Max	Onit		
Sector erase time		_	1	15	S	Excludes programming prior to erasure	
Chip erase time	$\begin{array}{l} T_{\text{A}}=+25~^{\circ}C\\ V_{\text{CC}}=5.0~V \end{array}$	_	9	—	S	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	16	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000	_		cycle		
Flash Memory Data Retention Time	Average T <sub>A</sub> = +85 °C	20			year	*	

 \* : This value comes from the technology qualification. (Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

**Dual Operation Flash Memory** 

Parameter	Conditions		Value		110:4	Remarks	
	Conditions	Min	Тур	Max	Unit		
Sector erase time (4 Kbytes sector)		_	0.2	0.5	S	Excludes programming prior to erasure	
Sector erase time (16 Kbytes sector)	T <sub>A</sub> = +25 °C	_	0.5	7.5	S	Excludes programming prior to erasure	
Chip erase time	Vcc = 5.0 V	_	4.6		S	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	64	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000			cycle		
Flash Memory Data Retention Time	Average T <sub>A</sub> = +85 °C	20			year	*	

\* : This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)