



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-115e1

• I/O port

- General-purpose input/output port (CMOS output)
 - 49 ports (devices without S-suffix : devices that correspond to sub clock)
 - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)

• Sub clock pin (X0A, X1A)

- Yes (using the external oscillation) : devices without S-suffix
- No (using the sub clock mode at internal CR oscillation) : devices with S-suffix

Timer

- Timebase timer, watch timer, watchdog timer: 1 channel
- 8/16-bit PPG timer: 8-bit × 10 channels or 16-bit × 6 channels
- 16-bit reload timer: 4 channels
- 16- bit input/output timer
 - 16-bit freerun timer: 2 channels (FRT0: ICU0/1, FRT1: ICU 4/5/6/7, OCU 4/5/6/7)
 - 16- bit input capture: (ICU): 6 channels
 - 16-bit output compare : (OCU) : 4 channels

• FULL-CAN interface : 1 channel

- Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
- Flexible message buffering (mailbox and FIFO buffering can be mixed)
- CAN wake-up function

• UART (LIN/SCI): 2 channels

- · Equipped with full-duplex double buffer
- · Clock-asynchronous or clock-synchronous serial transmission is available.

• I2C interface*: 1 channel

• Up to 400 Kbit/s transfer rate

• DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

 Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

• Delay interrupt generator module

· Generates interrupt request for task switching.

• 8/10-bit A/D converter : 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time: 3 μs (at 24-MHz machine clock, including sampling time)

Program patch function

Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- Detects low voltage (4.0 V ± 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms: external 4 MHz)

■ PRODUCT LINEUP 2

Part Number	MB90351A,	MB90351TA,	MB90351AS,	MB90351TAS,	MB90V340A-	MB90V340A-	
Parameter	MB90352A	MB90352TA	MB90352AS	MB90352TAS	101	102	
CPU			F ² MC-16	SLX CPU			
System clock	•		\times 1, \times 2, \times 3, \times 4, n time : 42 ns (LL stops) x 4 MHz, PLL ×	6)	
ROM	•	1B90351A(S), N 1B90352A(S), N	` ,		Exte	ernal	
RAM		4 Kk	oytes		30 K	bytes	
Emulator-specific power supply*		_	_		Y	es	
Sub clock pin (X0A, X1A) (Max 100 kHz)	Y	es	N	lo	No	Yes	
Clock monitor function			N	lo			
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo	
Operating voltage range	4.0 V to 5.5 V	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 4.5 V to 5.5 V : at using external bus				5 V ± 10%	
Operating temperature range		–40 °C to	+125 °C		_		
Package		LQF	P-64		PGA-299		
			innels		5 channels		
UART	Special synch	ronous options	ngs using a deo for adapting to er as master or	different synch	ronous serial pr	rotocols	
I ² C (400 Kbps)		1 cha	annel		2 cha	innels	
		15 ch	annels		24 ch	annels	
A/D Converter	10-bit or 8-bit Conversion tin		cludes sample	time (per one o	channel)		
16-bit Reload Timer (4 channels)	Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.						
I/O Timer 0 (clock input FRCK0) corresponds to I/O Timer 1 (clock input FRCK1) corresponds to I/O Timer 1 (clock input FRCK1) corresponds to I/O Timer				s to	I/O Timer 1 co	3, OĊU 0/1/2/3.	
(2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁻ (fsys = Machine clock frequency)						

■ PRODUCT LINEUP 3

Part Number	MB90F356A,	MB90F356TA,	MB90F356AS,	MB90F356TAS,
Parameter	MB90F357A	MB90F357TA	MB90F357AS	MB90F357TAS
CPU		F ² MC-16	SLX CPU	
System clock		Itiplier (\times 1, \times 2, \times 3, \times 4, xecution time : 42 ns (
ROM		nemory 56A(S), MB90F356TA(57A(S), MB90F357TA(
RAM		4 Kb	ytes	
Emulator-specific power supply*1		_	_	
Sub clock pin (X0A, X1A)	Ye	es	_ ·	lo tion can be used as clock)
Clock monitor function		Yo	es	
Low voltage/CPU operation detection reset	No	Yes	No	Yes
Operating voltage range		mal operating (not using A/D converter/Flashing external bus		
Operating temperature range		−40 °C to) +125 °C	
Package		LQF	P-64	
UART	Special synchronous	2 cha ate settings using a dec options for adapting to ong either as master or	different synchronous	serial protocols
I ² C (400 Kbps)	LIN Tunctionality worki		annel	
Τ Ο (400 Πορο)			annels	
A/D Converter	10-bit or 8-bit resolution Conversion time : Min	on 3 μs includes sample	time (per one channel))
16-bit Reload Timer (4 channels)	Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.			
10 1 1/10 T		ut FRCK0) correspond: ut FRCK1) correspond:		4/5/6/7.
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)			
16-bit Output			nnels	
Compare		hen 16-bit I/O Timer m isters can be used to g	•	

■ PRODUCT LINEUP 4


Part Number	MB90356A,	MB90356TA,	MB90356AS,	MB90356TAS,	MB90V340A-	MB90V340A-
Parameter	MB90357A	MB90357TA	MB90357AS	MB90357TAS	103	104
CPU			F ² MC-16	SLX CPU		
System clock			\times 1, \times 2, \times 3, \times 4, n time : 42 ns (LL stops) x 4 MHz, PLL ×	6)
ROM	,	IB90356A(S), N IB90357A(S), N	` ,		Exte	ernal
RAM		4 Kb	oytes		30 KI	bytes
Emulator-specific power supply*		_	_		Y	es
Sub clock pin (X0A, X1A)	Ye	es	(internal CR o	lo oscillation can s sub clock)	No (internal CR oscillation can be used as sub clock)	Yes
Clock monitor function			Y	es		
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No	
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 5 V = 4.5 V to 5.5 V : at using external bus					: 10%
Operating temperature range		–40 °C to) +125 °C		_	
Package		LQF	P-64		PGA-299	
UART	Special synchi	baud rate setting		different synch	imer imer ronous serial pr	otocols
I ² C (400 Kbps)	LIN TUNCTIONAL		er as master or annel	Slave LIN devic	1	innels
1 Ο (400 ΠΔΡ3)			annels			annels
A/D Converter	10-bit or 8-bit in Conversion time	esolution	cludes sample	time (per one o		
16-bit Reload Timer (4 channels)		Operation clock frequency: fsys/2 ¹ , fsys/2 ³ , fsys/2 ⁵ (fsys = Machine clock frequency) Supports External Event Count function.				requency)
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7. I/O Timer 0 corresponds ICU 0/1/2/3, OCU 0/1					rresponds to
(2 channels)	Supports Time Operation cloc	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁵ (fsys = Machine clock frequency)				


Part Number Parameter	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104
16-bit Output		4 cha	innels		8 channels	
Compare			atches with out enerate an out	put compare re	gisters.	
		6 cha	innels		8 cha	nnels
16-bit Input Capture	Retains freerui	n timer value by	/ (rising edge, fa	alling edge or ris	sing & falling ed	ge), signals an
8/16-bit Programmable Pulse	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12				nels (8-bit reload o 8-bit reload L pulse w 8-bit reload	6-bit)/16 chan- (8-bit) counters × 16 registers for vidth × 16 registers for vidth × 16
Generator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴ or 128 µs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
	1 channel				3 cha	nnels
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
		8 cha	innels		16 ch	annels
External Interrupt			ng edge, startir ces (El²OS) and		vel input, extern	al interrupt,
D/A converter		_	_		2 cha	nnels
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash Memory			_	_		
Corresponding EVA name	MB90V3	40A-104	MB90V3	40A-103	_	_

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 Xout X0 Standby control signal	Oscillation circuit • High-speed oscillation feedback resistor = approx. 1 MΩ
В	X1A Xout X0A Standby control signal	Oscillation circuit • Low-speed oscillation feedback resistor = approx. 10 MΩ
С	R CMOS hysteresis inputs	Mask ROM device:
D	R CMOS hysteresis inputs	Mask ROM device:
E	Pull-up resistor R CMOS hysteresis inputs	CMOS hysteresis input pin • Pull-up resistor value: approx. 50 kΩ





9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \, \mu s$ or more (0.2 V to 2.7 V) .

12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified Vcc power supply voltage operating range. Therefore, the Vcc power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that Vcc ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note: Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
3Сн	PPG 6 Operation Mode Control Register	PPGC6	W, R/W		0Х000ХХ1в
3Dн	PPG 7 Operation Mode Control Register	PPGC7	W, R/W	16-bit Programmable Pulse Generator 6/7	0Х000001в
3Ен	PPG 6/7 Count Clock Select Register	PPG67	R/W	T disc seriorator 6/7	000000Х0в
3Fн		Reserve	ed		
40н	PPG 8 Operation Mode Control Register	PPGC8	W, R/W		0Х000ХХ1в
41н	PPG 9 Operation Mode Control Register	PPGC9	W, R/W	16-bit Programmable Pulse Generator 8/9	0Х000001в
42н	PPG 8/9 Count Clock Select Register	PPG89	R/W	1 disc contrator 6/5	000000Х0в
43н		Reserve	ed		•
44н	PPG A Operation Mode Control Register	PPGCA	W, R/W		0Х000ХХ1в
45н	PPG B Operation Mode Control Register	PPGCB	W, R/W	16-bit Programmable Pulse Generator A/B	0Х000001в
46н	PPG A/B Count Clock Select Register	PPGAB	R/W	Tuise Generator A/D	000000Х0в
47н		Reserve	ed		
48н	PPG C Operation Mode Control Register	PPGCC	W,R/W		0Х000ХХ1в
49н	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit Programmable Pulse Generator C/D	0Х000001в
4Ан	PPG C/D Count Clock Select Register	PPGCD	R/W	r dise Generator C/D	000000Х0в
4Вн		Reserve	ed		
4Сн	PPG E Operation Mode Control Register	PPGCE	W,R/W		0Х000ХХ1в
4Dн	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit Programmable Pulse Generator E/F	0Х000001в
4 Ен	PPG E/F Count Clock Select Register	PPGEF	R/W	1 disc Scherator E/I	000000Х0в
4 Fн		Reserve	ed		
50н	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	0000000В
51н	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX _B
52н, 53н		Reserve	ed		•
54н	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	00000000В
55н	Input Capture Edge Register 4/5	ICE45	R		XXXXXXXXB
56н	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	00000000В
57н	Input Capture Edge Register 6/7	ICE67	R/W, R		XXX000XXB
58н to 5Вн		Reserve	ed		
5Сн	Output Compare Control Status Register 4	OCS4	R/W	Output Company 4/5	0000ХХ00в
5Dн	Output Compare Control Status Register 5	OCS5	R/W	Output Compare 4/5	0ХХ00000в

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
А4н	DMA Stop Status Register	DSSR	R/W	DMA	0000000В
А5н	Automatic Ready Function Selection Register	ARSR	W	External Memory	0011ХХ00в
А6н	External Address Output Control Register	HACR	W	Access	0000000В
А7н	Bus Control Signal Selection Register	ECSR	W		000000Хв
А8н	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 _B
А9н	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1ХХ00100в
ААн	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1Х001000в
АВн		Reserved	1		1
АСн	DMA Enable Register L	DERL	R/W	DMA	0000000В
ADн	DMA Enable Register H	DERH	R/W	DMA	0000000в
АЕн	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000Х0000в
AFн		Reserved	i		1
В0н	Interrupt Control Register 00	ICR00	W,R/W		00000111в
В1н	Interrupt Control Register 01	ICR01	W,R/W		00000111в
В2н	Interrupt Control Register 02	ICR02	W,R/W		00000111в
ВЗн	Interrupt Control Register 03	ICR03	W,R/W		00000111в
В4н	Interrupt Control Register 04	ICR04	W,R/W		00000111в
В5н	Interrupt Control Register 05	ICR05	W,R/W		00000111в
В6н	Interrupt Control Register 06	ICR06	W,R/W		00000111в
В7н	Interrupt Control Register 07	ICR07	W,R/W	Interrupt Control	00000111в
В8н	Interrupt Control Register 08	ICR08	W,R/W	Interrupt Control	00000111в
В9н	Interrupt Control Register 09	ICR09	W,R/W		00000111в
ВАн	Interrupt Control Register 10	ICR10	W,R/W		00000111в
ВВн	Interrupt Control Register 11	ICR11	W,R/W		00000111в
ВСн	Interrupt Control Register 12	ICR12	W,R/W		00000111в
ВДн	Interrupt Control Register 13	ICR13	W,R/W		00000111в
ВЕн	Interrupt Control Register 14	ICR14	W,R/W		00000111в
ВГн	Interrupt Control Register 15	ICR15	W,R/W		00000111в
С0н to С9н		Reserved	j		(Continued)

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7908н	Reload Register L4	PRLL4	R/W		XXXXXXX
7909н	Reload Register H4	PRLH4	R/W	16-bit Programmable Pulse	XXXXXXX
790Ан	Reload Register L5	PRLL5	R/W	Generator 4/5	XXXXXXX
790Вн	Reload Register H5	PRLH5	R/W		XXXXXXXXB
790Сн	Reload Register L6	PRLL6	R/W		XXXXXXXX
790Дн	Reload Register H6	PRLH6	R/W	16-bit Programmable	XXXXXXXXB
790Ен	Reload Register L7	PRLL7	R/W	Pulse Generator 6/7	XXXXXXXXB
7 90Fн	Reload Register H7	PRLH7	R/W		XXXXXXXXB
7910н	Reload Register L8	PRLL8	R/W		XXXXXXXXB
7911н	Reload Register H8	PRLH8	R/W	16-bit Programmable	XXXXXXXX
7912н	Reload Register L9	PRLL9	R/W	Pulse Generator 8/9	XXXXXXXX
7913н	Reload Register H9	PRLH9	R/W		XXXXXXXX
7914н	Reload Register LA	PRLLA	R/W		XXXXXXXX
7915н	Reload Register HA	PRLHA	R/W	16-bit Programmable	XXXXXXXX
7916н	Reload Register LB	PRLLB	R/W	Pulse Generator A/B	XXXXXXXX
7917н	Reload Register HB	PRLHB	R/W		XXXXXXXX
7918н	Reload Register LC	PRLLC	R/W		XXXXXXXX
7919н	Reload Register HC	PRLHC	R/W	16-bit Programmable	XXXXXXXX
791Ан	Reload Register LD	PRLLD	R/W	Pulse Generator C/D	XXXXXXXX
791Вн	Reload Register HD	PRLHD	R/W		XXXXXXXX
791Сн	Reload Register LE	PRLLE	R/W		XXXXXXXX
7 91Dн	Reload Register HE	PRLHE	R/W	16-bit Programmable	XXXXXXXX
791Ен	Reload Register LF	PRLLF	R/W	Pulse Generator E/F	XXXXXXXX
791Fн	Reload Register HF	PRLHF	R/W		XXXXXXXX
7920н	Input Capture Register 0	IPCP0	R		XXXXXXXX
7921н	Input Capture Register 0	IPCP0	R	lanut Contura 0/4	XXXXXXXXB
7922н	Input Capture Register 1	IPCP1	R	Input Capture 0/1	XXXXXXXX
7923н	Input Capture Register 1	IPCP1	R		XXXXXXXX
7924н to 7927н		Reserv	red		•
		1			XXXXXXXXB
7928н	Input Capture Register 4	IPCP4	R		VVVVVVV
7928н 7929н	Input Capture Register 4 Input Capture Register 4	IPCP4 IPCP4	R	Input Continue 4/5	XXXXXXXXB
	, ,			Input Capture 4/5	

List of Message Buffers (ID Registers)

Address	- Register	Abbreviation	Access	Initial Value
CAN1	Register	Abbreviation	Access	ilillai value
007С00н to 007С1Fн	General-purpose RAM	_	R/W	XXXXXXXB to XXXXXXXXB
007С20н				XXXXXXXXB
007С21н	ID as sisten 0	IDDO	DAA	XXXXXXXXB
007С22н	ID register 0	IDR0	R/W	XXXXXXXXB
007С23н				XXXXXXXXB
007С24н				XXXXXXXXB
007С25н	ID as sisten 4	IDD4	DAA	XXXXXXXXB
007С26н	ID register 1	IDR1	R/W	XXXXXXXXB
007С27н				XXXXXXXXB
007С28н				XXXXXXXXB
007С29н	ID register 2	IDR2	R/W	XXXXXXXXB
007С2Ан	- ID register 2	IDR2	R/VV	XXXXXXXXB
007С2Вн				XXXXXXXXB
007С2Сн	ID register 3			XXXXXXXXB
007С2Dн		IDR3	R/W	XXXXXXXXB
007С2Ен		IDKS	K/VV	XXXXXXXXB
007С2Гн				XXXXXXXXB
007С30н				XXXXXXXX
007С31н	ID register 4	IDR4	R/W	XXXXXXX
007С32н	Tib Tegister 4	IDIT	10,00	XXXXXXXX
007С33н				XXXXXXX
007С34н				XXXXXXXXB
007С35н	ID register 5	IDR5	R/W	XXXXXXX
007С36н	Tib Tegister 3	טולו	10,00	XXXXXXXXB
007С37н				XXXXXXXXB
007С38н				XXXXXXXXB
007С39н	ID register 6	IDR6	R/W	XXXXXXXXB
007С3Ан	ID TOGISTOR	IDIO	1000	XXXXXXXXB
007С3Вн				XXXXXXXXB
007С3Сн				XXXXXXXXB
007С3Дн	ID register 7	IDR7	R/W	XXXXXXXXB
007С3Ен	ID Togistor 1	IDI(I	10,44	XXXXXXXXB
007С3Гн				XXXXXXX

Address	Register	Abbreviation	Access	Initial Value
CAN1	itogistei	Abbigviation	A00633	
007С40н				XXXXXXXXB
007С41н	ID register 8	IDR8	R/W	XXXXXXX
007С42н	ib register o	IDIXO		XXXXXXXXB
007С43н				XXXXXXX
007С44н				XXXXXXXXB
007С45н	ID register 9	IDR9	R/W	XXXXXXX
007С46н	ib register 9	IDR9	K/VV	XXXXXXXXB
007С47н				XXXXXXXXB
007С48н				XXXXXXXXB
007С49н	ID register 10	IDD40	DAM	XXXXXXXXB
007С4Ан		IDR10	R/W	XXXXXXXXB
007С4Вн				XXXXXXXXB
007С4Сн	ID register 11		R/W -	XXXXXXXXB
007С4Dн		IDR11		XXXXXXXXB
007С4Ен		IDRTT		XXXXXXXX
007С4Гн				XXXXXXXXB
007С50н				XXXXXXXX
007С51н	ID as sister 40	IDD40	R/W	XXXXXXXXB
007С52н	ID register 12	IDR12		XXXXXXXXB
007С53н				XXXXXXXXB
007С54н				XXXXXXXX
007С55н	ID	IDD40	D 444	XXXXXXXXB
007С56н	ID register 13	IDR13	R/W	XXXXXXXX
007С57н				XXXXXXXXB
007С58н				XXXXXXXX
007С59н	ID	IDD. ()	D ///	XXXXXXXXB
007С5Ан	ID register 14	IDR14	R/W	XXXXXXXX
007С5Вн				XXXXXXXXB
007С5Сн				XXXXXXXX
007С5Dн	15	100.15	R/W	XXXXXXXXB
007С5Ен	ID register 15	IDR15		XXXXXXXX
007С5Fн				XXXXXXXX

Address	Pagistar	Abbreviation	Access	Initial Value	
CAN1	Register	Appreviation	Access	illitiai value	
007СF0н to 007СF7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXB to XXXXXXXXB	
007СF8н to 007СFFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXB to XXXXXXXXB	

(Continued)

Interrupt cause	El ² OS corre- sponding	DMA ch number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX	Y2	14	#39	FFFF60⊦	ICR14	0000ВЕн
UART 2 TX	Y1	15	#40	FFFF5C _H	ICK 14	
Flash Memory	N	_	#41	FFFF58 _H	ICD45	0000BFн
Delayed interrupt	N	_	#42	FFFF54 _H	ICR15	ООООБГН

Y1: Usable

Y2: Usable, with EI2OS stop function

N : Unusable

Notes: • The peripheral resources sharing the ICR register have the same interrupt level.

• When two peripheral resources share the ICR register, only one can use El²OSat a time.


• When either of the two peripheral resources sharing the ICR register specifies El²OS, the other one cannot use interrupts.

(5) Bus Timing (Read)

 $(T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ Vcc} = 5.0 \text{ V} \pm 10 \%, \text{ Vss} = 0.0 \text{ V}, \text{ fcp} \le 24 \text{ MHz})$

Parameter	Sym- bol	Pin	Condi- tion	Value		l lmi4	,
rarameter				Min	Max	Unit	Remarks
ALE pulse width	t LHLL	ALE		tcp/2 - 10		ns	
Valid address ⇒ ALE ↓ time	t avll	ALE, A21 to A16, AD15 to AD00		tcp/2 - 20	_	ns	
ALE ↓ ⇒ Address valid time	tLLAX	ALE, AD15 to AD00		tcp/2 - 15	_	ns	
Valid address \Rightarrow \overline{RD} ↓ time	t avrl	A21 toA16, AD15 to AD00, RD		tcp - 15	_	ns	
Valid address ⇒ Valid data input	t avdv	A21 to A16, AD15 to AD00		_	5 tcp/2 - 60	ns	
RD pulse width	t rlrh	RD		(n*+3/2) tcp - 20		ns	
$\overline{RD}\downarrow\RightarrowValiddatainput$	t RLDV	RD, AD15 to AD00		_	(n*+3/2) tcp - 50	ns	
RD ↑ ⇒ Data hold time	t RHDX	RD, AD15 to AD00		0	_	ns	
$\overline{RD}\!\uparrow\RightarrowALE\!\uparrowtime$	t RHLH	RD, ALE		tcp/2 - 15		ns	
RD ↑ ⇒ Address valid time	t RHAX	RD, A21 to A16		tcp/2 - 10	_	ns	
Valid address ⇒ CLK ↑ time	tavch	A21 to A16, AD15 to AD00, CLK		tcp/2 - 16	_	ns	
RD ↓ ⇒ CLK ↑ time	t RLCH	RD, CLK		tcp/2 - 15	_	ns	
$ALE \downarrow \Rightarrow \overline{RD} \downarrow time$	t llrl	ALE, RD		tcp/2 - 15	_	ns	

^{*:} n: number of ready cycles



Part number	Package	Remarks			
MB90F351APMC1		Dual operation Flash memory products* (64 Kbytes)			
MB90F351ASPMC1					
MB90F351TAPMC1					
MB90F351TASPMC1	64-pin plastic LQFP FPT-64P-M24				
MB90F356APMC1	10 mm □, 0.50 mm pitch				
MB90F356ASPMC1					
MB90F356TAPMC1					
MB90F356TASPMC1					
MB90F352APMC1					
MB90F352ASPMC1		Dual operation Flash memory products* (128 Kbytes)			
MB90F352TAPMC1					
MB90F352TASPMC1	64-pin plastic LQFP FPT-64P-M24				
MB90F357APMC1	10 mm □, 0.50 mm pitch				
MB90F357ASPMC1					
MB90F357TAPMC1					
MB90F357TASPMC1					
MB90351APMC1		MASK ROM products* (64 Kbytes)			
MB90351ASPMC1					
MB90351TAPMC1	64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch				
MB90351TASPMC1					
MB90356APMC1					
MB90356ASPMC1					
MB90356TAPMC1					
MB90356TASPMC1					
MB90352APMC1		MASK ROM products* (128 Kbytes)			
MB90352ASPMC1					
MB90352TAPMC1	64-pin plastic LQFP FPT-64P-M24 10 mm				
MB90352TASPMC1					
MB90357APMC1					
MB90357ASPMC1					
MB90357TAPMC1					
MB90357TASPMC1					
MB90V340A-101		Device for evaluation			
MB90V340A-102	299-pin ceramic PGA				
MB90V340A-103	PGA-299C-A01				
MB90V340A-104					

^{*:} These devices are under development.

