



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-115e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-115e1</a>

- **I/O port**
  - General-purpose input/output port (CMOS output)
    - 49 ports (devices without S-suffix : devices that correspond to sub clock)
    - 51 ports (devices with S-suffix : devices that do not correspond to sub clock)
- **Sub clock pin (X0A, X1A)**
  - Yes (using the external oscillation) : devices without S-suffix
  - No (using the sub clock mode at internal CR oscillation) : devices with S-suffix
- **Timer**
  - Timebase timer, watch timer, watchdog timer : 1 channel
  - 8/16-bit PPG timer : 8-bit × 10 channels or 16-bit × 6 channels
  - 16-bit reload timer : 4 channels
  - 16-bit input/output timer
    - 16-bit freerun timer : 2 channels (FRT0 : ICU0/1, FRT1 : ICU 4/5/6/7, OCU 4/5/6/7)
    - 16-bit input capture: (ICU) : 6 channels
    - 16-bit output compare : (OCU) : 4 channels
- **FULL-CAN interface : 1 channel**
  - Compliant with Ver2.0 part A and Ver2.0 part B CAN specifications
  - Flexible message buffering (mailbox and FIFO buffering can be mixed)
  - CAN wake-up function
- **UART (LIN/SCI) : 2 channels**
  - Equipped with full-duplex double buffer
  - Clock-asynchronous or clock-synchronous serial transmission is available.
- **I<sup>2</sup>C interface\* : 1 channel**
  - Up to 400 Kbit/s transfer rate
- **DTP/External interrupt : 8 channels, CAN wakeup : 1 channel**
  - Module for activation of extended intelligent I/O service (EI<sup>2</sup>OS), DMA, and generation of external interrupt by external input.
- **Delay interrupt generator module**
  - Generates interrupt request for task switching.
- **8/10-bit A/D converter : 15 channels**
  - Resolution is selectable between 8-bit and 10-bit.
  - Activation by external trigger input is allowed.
  - Conversion time : 3 μs (at 24-MHz machine clock, including sampling time)
- **Program patch function**
  - Address matching detection for 6 address pointers.
- **Capable of changing input voltage level for port**
  - Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
  - TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)
- **Low voltage/CPU operation detection reset (devices with T-suffix)**
  - Detects low voltage (4.0 V ± 0.3 V) and resets automatically
  - Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

(Continued)

# MB90350 Series

## ■ PRODUCT LINEUP 2

<div>Part Number</div> <div>Parameter</div>	MB90351A, MB90352A	MB90351TA, MB90352TA	MB90351AS, MB90352AS	MB90351TAS, MB90352TAS	MB90V340A- 101	MB90V340A- 102
CPU	F <sup>2</sup> MC-16LX CPU					
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)					
ROM	MASK ROM 64Kbytes : MB90351A(S), MB90351TA(S) 128Kbytes : MB90352A(S), MB90352TA(S)				External	
RAM	4 Kbytes				30 Kbytes	
Emulator-specific power supply*	—				Yes	
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes		No		No	Yes
Clock monitor function	No					
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No	
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 4.5 V to 5.5 V : at using external bus				5 V ± 10%	
Operating temperature range	−40 °C to +125 °C				—	
Package	LQFP-64				PGA-299	
UART	2 channels				5 channels	
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device					
I <sup>2</sup> C (400 Kbps)	1 channel				2 channels	
A/D Converter	15 channels				24 channels	
	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)					
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.					
16-bit I/O Timer (2 channels)	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.				I/O Timer 0 corresponds to ICU 0/1/2/3, OCU 0/1/2/3. I/O Timer 1 corresponds to ICU 4/5/6/7, OCU 4/5/6/7.	
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)					

(Continued)

## ■ PRODUCT LINEUP 3

<div>Part Number</div> <div>Parameter</div>	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS
CPU	F <sup>2</sup> MC-16LX CPU			
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)			
ROM	Dual operation flash memory 64Kbytes : MB90F356A(S), MB90F356TA(S) 128Kbytes : MB90F357A(S), MB90F357TA(S)			
RAM	4 Kbytes			
Emulator-specific power supply*1	—			
Sub clock pin (X0A, X1A)	Yes		No (internal CR oscillation can be used as sub clock)	
Clock monitor function	Yes			
Low voltage/CPU operation detection reset	No	Yes	No	Yes
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 3.5 V to 5.5 V : at using A/D converter/Flash programming 3.5 V to 5.5 V : at using external bus			
Operating temperature range	−40 °C to +125 °C			
Package	LQFP-64			
UART	2 channels			
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device			
I <sup>2</sup> C (400 Kbps)	1 channel			
A/D Converter	15 channels			
	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)			
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.			
16-bit I/O Timer (2 channels)	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.			
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)			
16-bit Output Compare	4 channels			
	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.			

(Continued)

# MB90350 Series

## ■ PRODUCT LINEUP 4

<div>Part Number</div> <div>Parameter</div>	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104
CPU	F <sup>2</sup> MC-16LX CPU					
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)					
ROM	MASK ROM 64Kbytes : MB90356A(S), MB90356TA(S) 128Kbytes : MB90357A(S), MB90357TA(S)				External	
RAM	4 Kbytes				30 Kbytes	
Emulator-specific power supply*	—				Yes	
Sub clock pin (X0A, X1A)	Yes		No (internal CR oscillation can be used as sub clock)		No (internal CR oscillation can be used as sub clock)	Yes
Clock monitor function	Yes					
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No	
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 4.5 V to 5.5 V : at using external bus				5 V ± 10%	
Operating temperature range	−40 °C to +125 °C				—	
Package	LQFP-64				PGA-299	
UART	2 channels				5 channels	
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device					
I <sup>2</sup> C (400 Kbps)	1 channel				2 channels	
A/D Converter	15 channels				24 channels	
	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)					
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.					
16-bit I/O Timer (2 channels)	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.				I/O Timer 0 corresponds to ICU 0/1/2/3, OCU 0/1/2/3. I/O Timer 1 corresponds to ICU 4/5/6/7, OCU 4/5/6/7.	
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)					

(Continued)

# MB90350 Series

(Continued)

<div>Part Number</div> <div>Parameter</div>	MB90356A, MB90357A	MB90356TA, MB90357TA	MB90356AS, MB90357AS	MB90356TAS, MB90357TAS	MB90V340A- 103	MB90V340A- 104
16-bit Output Compare	4 channels				8 channels	
	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.					
16-bit Input Capture	6 channels				8 channels	
	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt.					
8/16-bit Programmable Pulse Generator	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12				8 channels (16-bit)/16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16	
	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
CAN Interface	1 channel				3 channels	
	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
External Interrupt	8 channels				16 channels	
	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI <sup>2</sup> OS) and DMA.					
D/A converter	—				2 channels	
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash Memory	—					
Corresponding EVA name	MB90V340A-104		MB90V340A-103		—	

\* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.  
Please refer to the Emulator hardware manual about details.

# MB90350 Series

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A		Oscillation circuit <ul style="list-style-type: none"> <li>• High-speed oscillation feedback resistor = approx. 1 MΩ</li> </ul>
B		Oscillation circuit <ul style="list-style-type: none"> <li>• Low-speed oscillation feedback resistor = approx. 10 MΩ</li> </ul>
C		Mask ROM device: <ul style="list-style-type: none"> <li>• CMOS hysteresis input pin</li> </ul> Flash memory device: <ul style="list-style-type: none"> <li>• CMOS input pin</li> </ul>
D		Mask ROM device: <ul style="list-style-type: none"> <li>• CMOS hysteresis input pin</li> <li>• Pull-down resistor value: approx. 50 kΩ</li> </ul> Flash memory device: <ul style="list-style-type: none"> <li>• CMOS input pin</li> <li>• No Pull-down</li> </ul>
E		CMOS hysteresis input pin <ul style="list-style-type: none"> <li>• Pull-up resistor value: approx. 50 kΩ</li> </ul>



(Continued)

Type	Circuit	Remarks
F	<p>Diagram for Type F shows a CMOS output stage with P-ch and N-ch MOSFETs. The input is connected to a resistor R and a pull-up resistor. The input is also connected to CMOS hysteresis inputs, Automotive inputs, and Standby control for input shutdown.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>
G	<p>Diagram for Type G shows a CMOS output stage with P-ch and N-ch MOSFETs. The input is connected to a resistor R and a pull-up resistor. The input is also connected to CMOS hysteresis inputs, Automotive inputs, TTL input, and Standby control for input shutdown.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> <li>• TTL input (With the standby-time input shutdown function)</li> <li>• Programmable pull-up resistor: approx. 50 k<math>\Omega</math></li> </ul>
H	<p>Diagram for Type H shows a CMOS output stage with P-ch and N-ch MOSFETs. The input is connected to a resistor R and a pull-up resistor. The input is also connected to CMOS hysteresis inputs, Automotive inputs, and Standby control for input shutdown.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 3 \text{ mA}</math>, <math>I_{OH} = -3 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>

(Continued)



(Continued)

Type	Circuit	Remarks
N		<ul style="list-style-type: none"><li>• CMOS level output (<math>I_{OL} = 4\text{ mA}</math>, <math>I_{OH} = -4\text{ mA}</math>)</li><li>• CMOS inputs (With the standby-time input shutdown function)</li><li>• Automotive input (With the standby-time input shutdown function)</li><li>• TTL input (With the standby-time input shutdown function)</li><li>• Programmable pull-up resistor: approx. 50 k<math>\Omega</math></li></ul>
O		<ul style="list-style-type: none"><li>• CMOS level output (<math>I_{OL} = 4\text{ mA}</math>, <math>I_{OH} = -4\text{ mA}</math>)</li><li>• CMOS inputs (With the standby-time input shutdown function)</li><li>• Automotive input (With the standby-time input shutdown function)</li><li>• A/D analog input</li></ul>

## 9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply ( $AV_{CC}$ ,  $AV_{RH}$ ) and analog inputs ( $AN0$  to  $AN14$ ) after turning-on the digital power supply ( $V_{CC}$ ).

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed  $AV_{RH}$  or  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable).

## 10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = V_{SS}$ .

## 11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50\ \mu\text{s}$  or more ( $0.2\ \text{V}$  to  $2.7\ \text{V}$ ).

## 12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified  $V_{CC}$  power supply voltage operating range. Therefore, the  $V_{CC}$  power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that  $V_{CC}$  ripple variations (peak-to-peak value) at commercial frequencies ( $50\ \text{Hz}$  to  $60\ \text{Hz}$ ) fall below 10% of the standard  $V_{CC}$  power supply voltage and the coefficient of fluctuation does not exceed  $0.1\ \text{V/ms}$  at instantaneous power switching.

## 13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

## 14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



## 15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR).

If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note : Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
3C <sub>H</sub>	PPG 6 Operation Mode Control Register	PPGC6	W, R/W	16-bit Programmable Pulse Generator 6/7	0X000XX1 <sub>B</sub>
3D <sub>H</sub>	PPG 7 Operation Mode Control Register	PPGC7	W, R/W		0X000001 <sub>B</sub>
3E <sub>H</sub>	PPG 6/7 Count Clock Select Register	PPG67	R/W		000000X0 <sub>B</sub>
3F <sub>H</sub>	Reserved				
40 <sub>H</sub>	PPG 8 Operation Mode Control Register	PPGC8	W, R/W	16-bit Programmable Pulse Generator 8/9	0X000XX1 <sub>B</sub>
41 <sub>H</sub>	PPG 9 Operation Mode Control Register	PPGC9	W, R/W		0X000001 <sub>B</sub>
42 <sub>H</sub>	PPG 8/9 Count Clock Select Register	PPG89	R/W		000000X0 <sub>B</sub>
43 <sub>H</sub>	Reserved				
44 <sub>H</sub>	PPG A Operation Mode Control Register	PPGCA	W, R/W	16-bit Programmable Pulse Generator A/B	0X000XX1 <sub>B</sub>
45 <sub>H</sub>	PPG B Operation Mode Control Register	PPGCB	W, R/W		0X000001 <sub>B</sub>
46 <sub>H</sub>	PPG A/B Count Clock Select Register	PPGAB	R/W		000000X0 <sub>B</sub>
47 <sub>H</sub>	Reserved				
48 <sub>H</sub>	PPG C Operation Mode Control Register	PPGCC	W,R/W	16-bit Programmable Pulse Generator C/D	0X000XX1 <sub>B</sub>
49 <sub>H</sub>	PPG D Operation Mode Control Register	PPGCD	W,R/W		0X000001 <sub>B</sub>
4A <sub>H</sub>	PPG C/D Count Clock Select Register	PPGCD	R/W		000000X0 <sub>B</sub>
4B <sub>H</sub>	Reserved				
4C <sub>H</sub>	PPG E Operation Mode Control Register	PPGCE	W,R/W	16-bit Programmable Pulse Generator E/F	0X000XX1 <sub>B</sub>
4D <sub>H</sub>	PPG F Operation Mode Control Register	PPGCF	W,R/W		0X000001 <sub>B</sub>
4E <sub>H</sub>	PPG E/F Count Clock Select Register	PPGEF	R/W		000000X0 <sub>B</sub>
4F <sub>H</sub>	Reserved				
50 <sub>H</sub>	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	00000000 <sub>B</sub>
51 <sub>H</sub>	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX <sub>B</sub>
52 <sub>H</sub> , 53 <sub>H</sub>	Reserved				
54 <sub>H</sub>	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	00000000 <sub>B</sub>
55 <sub>H</sub>	Input Capture Edge Register 4/5	ICE45	R		XXXXXXXX <sub>B</sub>
56 <sub>H</sub>	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	00000000 <sub>B</sub>
57 <sub>H</sub>	Input Capture Edge Register 6/7	ICE67	R/W, R		XXX000XX <sub>B</sub>
58 <sub>H</sub> to 5B <sub>H</sub>	Reserved				
5C <sub>H</sub>	Output Compare Control Status Register 4	OCS4	R/W	Output Compare 4/5	0000XX00 <sub>B</sub>
5D <sub>H</sub>	Output Compare Control Status Register 5	OCS5	R/W		0XX00000 <sub>B</sub>

(Continued)

# MB90350 Series

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
A4 <sub>H</sub>	DMA Stop Status Register	DSSR	R/W	DMA	00000000 <sub>B</sub>
A5 <sub>H</sub>	Automatic Ready Function Selection Register	ARSR	W	External Memory Access	0011XX00 <sub>B</sub>
A6 <sub>H</sub>	External Address Output Control Register	HACR	W		00000000 <sub>B</sub>
A7 <sub>H</sub>	Bus Control Signal Selection Register	ECSR	W		0000000X <sub>B</sub>
A8 <sub>H</sub>	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXXX111 <sub>B</sub>
A9 <sub>H</sub>	Timebase Timer Control Register	TBTC	W,R/W	Timebase timer	1XX00100 <sub>B</sub>
AA <sub>H</sub>	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 <sub>B</sub>
AB <sub>H</sub>	Reserved				
AC <sub>H</sub>	DMA Enable Register L	DERL	R/W	DMA	00000000 <sub>B</sub>
AD <sub>H</sub>	DMA Enable Register H	DERH	R/W		00000000 <sub>B</sub>
AE <sub>H</sub>	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash Memory	000X0000 <sub>B</sub>
AF <sub>H</sub>	Reserved				
B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	W,R/W	Interrupt Control	00000111 <sub>B</sub>
B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	W,R/W		00000111 <sub>B</sub>
B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	W,R/W		00000111 <sub>B</sub>
B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	W,R/W		00000111 <sub>B</sub>
B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	W,R/W		00000111 <sub>B</sub>
B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	W,R/W		00000111 <sub>B</sub>
B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	W,R/W		00000111 <sub>B</sub>
B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	W,R/W		00000111 <sub>B</sub>
B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	W,R/W		00000111 <sub>B</sub>
B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	W,R/W		00000111 <sub>B</sub>
BA <sub>H</sub>	Interrupt Control Register 10	ICR10	W,R/W		00000111 <sub>B</sub>
BB <sub>H</sub>	Interrupt Control Register 11	ICR11	W,R/W		00000111 <sub>B</sub>
BC <sub>H</sub>	Interrupt Control Register 12	ICR12	W,R/W		00000111 <sub>B</sub>
BD <sub>H</sub>	Interrupt Control Register 13	ICR13	W,R/W		00000111 <sub>B</sub>
BE <sub>H</sub>	Interrupt Control Register 14	ICR14	W,R/W		00000111 <sub>B</sub>
BF <sub>H</sub>	Interrupt Control Register 15	ICR15	W,R/W		00000111 <sub>B</sub>
C0 <sub>H</sub> to C9 <sub>H</sub>	Reserved				

(Continued)

# MB90350 Series

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
7908 <sub>H</sub>	Reload Register L4	PRL4	R/W	16-bit Programmable Pulse Generator 4/5	XXXXXXXX <sub>B</sub>
7909 <sub>H</sub>	Reload Register H4	PRLH4	R/W		XXXXXXXX <sub>B</sub>
790A <sub>H</sub>	Reload Register L5	PRL5	R/W		XXXXXXXX <sub>B</sub>
790B <sub>H</sub>	Reload Register H5	PRLH5	R/W		XXXXXXXX <sub>B</sub>
790C <sub>H</sub>	Reload Register L6	PRL6	R/W	16-bit Programmable Pulse Generator 6/7	XXXXXXXX <sub>B</sub>
790D <sub>H</sub>	Reload Register H6	PRLH6	R/W		XXXXXXXX <sub>B</sub>
790E <sub>H</sub>	Reload Register L7	PRL7	R/W		XXXXXXXX <sub>B</sub>
790F <sub>H</sub>	Reload Register H7	PRLH7	R/W		XXXXXXXX <sub>B</sub>
7910 <sub>H</sub>	Reload Register L8	PRL8	R/W	16-bit Programmable Pulse Generator 8/9	XXXXXXXX <sub>B</sub>
7911 <sub>H</sub>	Reload Register H8	PRLH8	R/W		XXXXXXXX <sub>B</sub>
7912 <sub>H</sub>	Reload Register L9	PRL9	R/W		XXXXXXXX <sub>B</sub>
7913 <sub>H</sub>	Reload Register H9	PRLH9	R/W		XXXXXXXX <sub>B</sub>
7914 <sub>H</sub>	Reload Register LA	PRLA	R/W	16-bit Programmable Pulse Generator A/B	XXXXXXXX <sub>B</sub>
7915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>
7916 <sub>H</sub>	Reload Register LB	PRLB	R/W		XXXXXXXX <sub>B</sub>
7917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
7918 <sub>H</sub>	Reload Register LC	PRLC	R/W	16-bit Programmable Pulse Generator C/D	XXXXXXXX <sub>B</sub>
7919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
791A <sub>H</sub>	Reload Register LD	PRLD	R/W		XXXXXXXX <sub>B</sub>
791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>
791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit Programmable Pulse Generator E/F	XXXXXXXX <sub>B</sub>
791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
7920 <sub>H</sub>	Input Capture Register 0	IPCP0	R	Input Capture 0/1	XXXXXXXX <sub>B</sub>
7921 <sub>H</sub>	Input Capture Register 0	IPCP0	R		XXXXXXXX <sub>B</sub>
7922 <sub>H</sub>	Input Capture Register 1	IPCP1	R		XXXXXXXX <sub>B</sub>
7923 <sub>H</sub>	Input Capture Register 1	IPCP1	R		XXXXXXXX <sub>B</sub>
7924 <sub>H</sub> to 7927 <sub>H</sub>	Reserved				
7928 <sub>H</sub>	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXX <sub>B</sub>
7929 <sub>H</sub>	Input Capture Register 4	IPCP4	R		XXXXXXXX <sub>B</sub>
792A <sub>H</sub>	Input Capture Register 5	IPCP5	R		XXXXXXXX <sub>B</sub>
792B <sub>H</sub>	Input Capture Register 5	IPCP5	R		XXXXXXXX <sub>B</sub>

(Continued)

List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C00 <sub>H</sub> to 007C1F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C20 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C21 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C22 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C23 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C25 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C26 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C27 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C29 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2A <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2B <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2D <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2E <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2F <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C31 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C32 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C33 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C35 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C36 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C37 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C39 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3A <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3B <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3D <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3E <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3F <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>

(Continued)

# MB90350 Series

(Continued)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C40 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXX <sub>B</sub>
007C41 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C42 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C43 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C44 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXX <sub>B</sub>
007C45 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C46 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C47 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C48 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXX <sub>B</sub>
007C49 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4A <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4B <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXX <sub>B</sub>
007C4D <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4E <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4F <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C50 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXX <sub>B</sub>
007C51 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C52 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C53 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C54 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXX <sub>B</sub>
007C55 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C56 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C57 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C58 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXX <sub>B</sub>
007C59 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5A <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5B <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXX <sub>B</sub>
007C5D <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5E <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5F <sub>H</sub>				XXXXXXXX <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>



(Continued)

Interrupt cause	EI <sup>2</sup> OS corresponding	DMA ch number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX	Y2	14	#39	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
UART 2 TX	Y1	15	#40	FFFF5C <sub>H</sub>		
Flash Memory	N	—	#41	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Delayed interrupt	N	—	#42	FFFF54 <sub>H</sub>		

Y1 : Usable

Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable

- Notes :
- The peripheral resources sharing the ICR register have the same interrupt level.
  - When two peripheral resources share the ICR register, only one can use EI<sup>2</sup>OS at a time.
  - When either of the two peripheral resources sharing the ICR register specifies EI<sup>2</sup>OS, the other one cannot use interrupts.


## (5) Bus Timing (Read)

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
ALE pulse width	$t_{LHLL}$	ALE	—	$t_{CP}/2 - 10$	—	ns	
Valid address $\Rightarrow$ ALE $\downarrow$ time	$t_{AVLL}$	ALE, A21 to A16, AD15 to AD00		$t_{CP}/2 - 20$	—	ns	
ALE $\downarrow \Rightarrow$ Address valid time	$t_{LLAX}$	ALE, AD15 to AD00		$t_{CP}/2 - 15$	—	ns	
Valid address $\Rightarrow \overline{RD} \downarrow$ time	$t_{AVRL}$	A21 to A16, AD15 to AD00, $\overline{RD}$		$t_{CP} - 15$	—	ns	
Valid address $\Rightarrow$ Valid data input	$t_{AVDV}$	A21 to A16, AD15 to AD00		—	$5 t_{CP}/2 - 60$	ns	
$\overline{RD}$ pulse width	$t_{RLRH}$	$\overline{RD}$		$(n^*+3/2) t_{CP} - 20$	—	ns	
$\overline{RD} \downarrow \Rightarrow$ Valid data input	$t_{RLDV}$	$\overline{RD}$ , AD15 to AD00		—	$(n^*+3/2) t_{CP} - 50$	ns	
$\overline{RD} \uparrow \Rightarrow$ Data hold time	$t_{RHDX}$	$\overline{RD}$ , AD15 to AD00		0	—	ns	
$\overline{RD} \uparrow \Rightarrow$ ALE $\uparrow$ time	$t_{RHLH}$	$\overline{RD}$ , ALE		$t_{CP}/2 - 15$	—	ns	
$\overline{RD} \uparrow \Rightarrow$ Address valid time	$t_{RHAX}$	$\overline{RD}$ , A21 to A16		$t_{CP}/2 - 10$	—	ns	
Valid address $\Rightarrow$ CLK $\uparrow$ time	$t_{AVCH}$	A21 to A16, AD15 to AD00, CLK		$t_{CP}/2 - 16$	—	ns	
$\overline{RD} \downarrow \Rightarrow$ CLK $\uparrow$ time	$t_{RLCH}$	$\overline{RD}$ , CLK		$t_{CP}/2 - 15$	—	ns	
ALE $\downarrow \Rightarrow \overline{RD} \downarrow$ time	$t_{LLRL}$	ALE, $\overline{RD}$		$t_{CP}/2 - 15$	—	ns	

\* : n: number of ready cycles

# MB90350 Series



# MB90350 Series

(Continued)



Part number	Package	Remarks
MB90F351APMC1	64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch	Dual operation Flash memory products* (64 Kbytes)
MB90F351ASPMC1		
MB90F351TAPMC1		
MB90F351TASPMC1		
MB90F356APMC1		
MB90F356ASPMC1		
MB90F356TAPMC1		
MB90F356TASPMC1		
MB90F352APMC1	64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch	Dual operation Flash memory products* (128 Kbytes)
MB90F352ASPMC1		
MB90F352TAPMC1		
MB90F352TASPMC1		
MB90F357APMC1		
MB90F357ASPMC1		
MB90F357TAPMC1		
MB90F357TASPMC1		
MB90351APMC1	64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch	MASK ROM products* (64 Kbytes)
MB90351ASPMC1		
MB90351TAPMC1		
MB90351TASPMC1		
MB90356APMC1		
MB90356ASPMC1		
MB90356TAPMC1		
MB90356TASPMC1		
MB90352APMC1	64-pin plastic LQFP FPT-64P-M24 10 mm □, 0.50 mm pitch	MASK ROM products* (128 Kbytes)
MB90352ASPMC1		
MB90352TAPMC1		
MB90352TASPMC1		
MB90357APMC1		
MB90357ASPMC1		
MB90357TAPMC1		
MB90357TASPMC1		
MB90V340A-101	299-pin ceramic PGA PGA-299C-A01	Device for evaluation
MB90V340A-102		
MB90V340A-103		
MB90V340A-104		

\* : These devices are under development.

# MB90350 Series

64-pin plastic LQFP  
(FPT-64P-M23)

Note 1) \* : These dimensions do not include resin protrusion.  
Note 2) Pins width and pins thickness include plating thickness.  
Note 3) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED F64034S-c-1-1

Dimensions in mm (inches) .

Note : The values in parentheses are reference values.

(Continued)