



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-116e1

#### **■ FEATURES**

#### Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction: 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- · Built-in clock modulation circuit

#### • 16 Mbytes CPU memory space

• 24-bit internal addressing

### • Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

### • Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### • Instruction system compatible with high-level language (C language) and multitask

- · Employing system stack pointer
- · Enhanced various pointer indirect instructions
- · Barrel shift instructions

### Increased processing speed

• 4-byte instruction queue

#### • Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

#### Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI2OS): up to 16 channels
- DMA: up to 16 channels

#### • Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

#### Process

CMOS technology

## **■ PRODUCT LINEUP 1**

Part Number	MD00E3E4	MD0052546	MB005254.A	MD00E354TA	MD005354 A C	MD00505474.0				
Parameter	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS				
CPU		F <sup>2</sup> MC-16LX CPU								
System clock		On-chip PLL clock multiplier ( $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, $\times$ 6, 1/2 when PLL stops)  Minimum instruction execution time: 42 ns (oscillation clock 4 MHz, PLL $\times$ 6)								
ROM	Flash memory 64Kbytes: N 128Kbytes: N	1B90F351(S)	64Kbytes: N	\ ,,	MB90F351TA( MB90F352TA(	,				
RAM			4 Kb	ytes						
Emulator-specific power supply*1			_	_						
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Y	es	N	Ю				
Clock monitor function			N	lo						
Low voltage/CPU operation detection reset	N	lo	No	Yes	No	Yes				
Operating voltage range	4.0 V to 5.5 V		rating (not usin converter/Flash nal bus		r)					
Operating temperature range	-40 °C to +10 up to 16 MHz r	5 °C (+125 °C machine clock)		–40 °C to	) +125 °C					
Package			LQF	P-64						
				nnels						
UART	Special synchi	ronous options	ngs using a deo for adapting to er as master or	different synch	ronous serial pr	rotocols				
I <sup>2</sup> C (400 Kbps)			1 cha	annel						
			15 cha	annels						
A/D Converter	10-bit or 8-bit in Conversion time		cludes sample	time (per one o	channel)					
16-bit Reload Timer (4 channels)		ck frequency : for rnal Event Cou	sys/2¹, fsys/2³, f nt function.	$fsys/2^5$ (fsys = 1	Machine clock f	requency)				
			<ol> <li>corresponds</li> <li>corresponds</li> </ol>		7, OCU 4/5/6/7.					
16-bit I/O Timer (2 channels)	Supports Time Operation cloc	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> fsys = Machine clock frequency)								
16-hit Output			4 cha	nnels						
16-bit Output Compare			bit I/O Timer m an be used to g			gisters.				

## **■ PRODUCT LINEUP 3**

Part Number	MB90F356A,	MB90F356TA,	MB90F356AS,	MB90F356TAS,				
Parameter	MB90F357A	MB90F357AS	MB90F357TAS					
CPU	F <sup>2</sup> MC-16LX CPU							
System clock		Itiplier ( $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, xecution time : 42 ns (						
ROM		nemory 56A(S), MB90F356TA( 57A(S), MB90F357TA(						
RAM		4 Kb	ytes					
Emulator-specific power supply*1		_	_					
Sub clock pin (X0A, X1A)	Ye	es	_ ·	lo tion can be used as clock)				
Clock monitor function		Yo	es					
Low voltage/CPU operation detection reset	No	Yes	No	Yes				
Operating voltage range		mal operating (not using A/D converter/Flashing external bus						
Operating temperature range		−40 °C to	) +125 °C					
Package		LQF	P-64					
UART	Special synchronous	2 cha ate settings using a dec options for adapting to ong either as master or	different synchronous	serial protocols				
I <sup>2</sup> C (400 Kbps)	LIN Tunctionality worki		annel					
Τ Ο (400 Πορο)			annels					
A/D Converter	10-bit or 8-bit resolution Conversion time : Min	on 3 μs includes sample	time (per one channel)	)				
16-bit Reload Timer (4 channels)	Operation clock freque Supports External Eve	ency: fsys/21, fsys/23, fent Count function.	sys/2 <sup>5</sup> (fsys = Machine	e clock frequency)				
10 1 1/10 T		ut FRCK0) correspond: ut FRCK1) correspond:		4/5/6/7.				
16-bit I/O Timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁶, fsys/2 (fsys = Machine clock frequency)							
16-bit Output			nnels					
Compare		hen 16-bit I/O Timer m isters can be used to g	•					


Part Number	MB90F356A,	MB90F356TA,	MB90F356AS,	MB90F356TAS,					
Parameter	MB90F357A	MB90F357TA	MB90F357AS	MB90F357TAS					
	6 channels								
16-bit Input Capture	Retains freerun timer value by (rising edge, falling edge or rising & falling edge interrupt.								
8/16-bit		6 channels (16-bit) 8-bit reload of 8-bit reload registers 8-bit reload registers	counters × 12						
Programmable Pulse Generator	8-bit prescaler + 8-bit Operation clock frequency	counters can be configureload counter.	s/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or	128 μs@fosc = 4 MHz					
		1 cha	annel	<u>,</u>					
CAN Interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.								
		8 cha	nnels						
External Interrupt		ge, falling edge, startin O services (El²OS) and		, external interrupt,					
D/A converter		-	_						
I/O Ports	All push-pull outputs Bit-wise settable as in Settable as CMOS sci	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash Memory	Supports automatic programming, Embedded Algorithm <sup>TM*2</sup> Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles: 10,000 times Data retention time: 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)								
Corresponding EVA name	MB90V3	40A-104	MB90V3	340A-103					

<sup>\*1:</sup> It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.

<sup>\*2:</sup> Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

## **■ PIN DESCRIPTION**

Pin No.	Pin name	Circuit	Function	
LQFP64*	Fili lialile	type	Function	
46	X1	۸	Oscillation output pin	
47	X0	A	Oscillation input pin	
45	RST	Е	Reset input pin	
	P62 to P67		General purpose I/O ports	
	AN2 to AN7		Analog input pins for A/D converter	
3 to 8	PPG4 (5), 6 (7), 8 (9), A (B), C (D), E (F)	l	Output pins for PPGs	
	P50		General purpose I/O port	
9	AN8	0	Analog input pin for A/D converter	
	SIN2		Serial data input pin for UART2	
	P51		General purpose I/O port	
10	AN9	I	Analog input pin for A/D converter	
	SOT2		Serial data output pin for UART2	
	P52		General purpose I/O port	
11	AN10	I	Analog input pin for A/D converter	
	SCK2		Serial clock I/O pin for UART2	
	P53		General purpose I/O port	
12	AN11	I	Analog input pin for A/D converter	
	TIN3		Event input pin for reload timer3	
	P54		General purpose I/O port	
13	AN12	I	Analog input pin for A/D converter	
	TOT3		Output pin for reload timer3	
14, 15	P55, P56	.	General purpose I/O ports	
14, 13	AN13, AN14	1	Analog input pins for A/D converter	
	P42		General purpose I/O port	
16	IN6	F	Data sample input pin for input capture ICU6	
10	RX1	, r	RX input pin for CAN1	
	INT9R		External interrupt request input pin for INT9	
	P43		General purpose I/O port	
17	IN7	F	Data sample input pin for input capture ICU7	
	TX1		TX output pin for CAN1	
	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)	
19, 20	X0A, X1A	В	X0A : Oscillation input pins for sub clock X1A : Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104)	



This circuit does not operate in modes where CPU operation is stopped.


The CPU operation detection reset circuit counter is cleared under any of the following conditions.

- "0" writing to CL bit of LVRC register
- Internal reset
- · Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

### 19. Internal CR oscillation circuit

Parameter	Symbol		Value		Unit	
Farameter	Symbol	Min	Тур Мах			
Oscillation frequency	frc	50	100	200	kHz	
Oscillation stabilization wait time	tstab	_	_	100	μs	

# • MB90V340A-103/104



## **List of Message Buffers (ID Registers)**

Address	- Register	Abbreviation	Access	Initial Value	
CAN1	Register	Abbreviation	Access	ilillai value	
007С00н to 007С1Fн	General-purpose RAM	_	R/W	XXXXXXXB to XXXXXXXXB	
007С20н				XXXXXXXXB	
007С21н	ID as sisten 0	IDDO	DAM	XXXXXXXXB	
007С22н	ID register 0	IDR0	R/W	XXXXXXXXB	
007С23н				XXXXXXXXB	
007С24н				XXXXXXXXB	
007С25н	ID as sisten 4	IDD4	DAA	XXXXXXXXB	
007С26н	ID register 1	IDR1	R/W	XXXXXXXXB	
007С27н				XXXXXXXXB	
007С28н				XXXXXXXXB	
007С29н	ID register 2	IDR2	R/W	XXXXXXXXB	
007С2Ан	- ID register 2	IDIXZ	R/VV	XXXXXXXXB	
007С2Вн				XXXXXXXXB	
007С2Сн				XXXXXXXXB	
007С2Dн	ID register 3	IDR3	R/W	XXXXXXXXB	
007С2Ен		IDIO	K/VV	XXXXXXXXB	
007С2Гн				XXXXXXXXB	
007С30н				XXXXXXXX	
007С31н	ID register 4	IDR4	R/W	XXXXXXX	
007С32н	Tib Tegister 4	IDI(4	10,00	XXXXXXXX	
007С33н				XXXXXXX	
007С34н				XXXXXXXXB	
007С35н	ID register 5	IDR5	R/W	XXXXXXX	
007С36н	Tib Tegister 3	טולו	10,00	XXXXXXXXB	
007С37н				XXXXXXXXB	
007С38н				XXXXXXXXB	
007С39н	ID register 6	IDR6	R/W	XXXXXXXXB	
007С3Ан	iegister u	IDIO	1000	XXXXXXXXB	
007С3Вн				XXXXXXXXB	
007С3Сн				XXXXXXXXB	
007С3Дн	ID register 7 IDR7 R/W		R/W	XXXXXXXXB	
007С3Ен	ID Togistor 1	IDI(I	10,44	XXXXXXXXB	
007С3Гн				XXXXXXX	


Address	Register	Abbreviation	Access	Initial Value
CAN1	itogistei	Abbigviation	A00633	
007С40н				XXXXXXXXB
007С41н	ID register 8	IDR8	R/W	XXXXXXX
007С42н	ib register o	IDIXO		XXXXXXXXB
007С43н				XXXXXXX
007С44н				XXXXXXXXB
007С45н	ID register 9	IDR9	R/W	XXXXXXX
007С46н	ib register 9	IDR9	K/VV	XXXXXXXXB
007С47н				XXXXXXXXB
007С48н				XXXXXXXXB
007С49н	ID register 40	IDD40	R/W	XXXXXXXXB
007С4Ан	ID register 10	IDR10	R/VV	XXXXXXXXB
007С4Вн				XXXXXXXXB
007С4Сн			R/W	XXXXXXXXB
007С4Dн	ID register 11	IDR11		XXXXXXXXB
007С4Ен	ib register 11	IDRTT		XXXXXXXX
007С4Гн				XXXXXXXXB
007С50н			DAM	XXXXXXXX
007С51н	ID as sister 40	IDR12		XXXXXXXXB
007С52н	ID register 12		R/W	XXXXXXXXB
007С53н				XXXXXXXXB
007С54н				XXXXXXXX
007С55н	ID	IDD40	D 444	XXXXXXXXB
007С56н	ID register 13	IDR13	R/W	XXXXXXXX
007С57н				XXXXXXXXB
007С58н				XXXXXXXX
007С59н	ID	IDD. ( )	D ///	XXXXXXXXB
007С5Ан	ID register 14	IDR14	R/W	XXXXXXXX
007С5Вн				XXXXXXXXB
007С5Сн				XXXXXXXX
007С5Dн	15	100.15	D.4.4	XXXXXXXXB
007С5Ен	ID register 15	IDR15	R/W	XXXXXXXX
007С5Fн				XXXXXXXX

Address	Pogistor	Abbreviation	Access	Initial Value		
CAN1	- Register	Appreviation	Access	initiai vaiue		
007С80н to 007С87н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB		
007С88н to 007С8Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB		
007С90н to 007С97н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB		
007С98н to 007С9Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB		
007СА0н to 007СА7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB		
007СА8н to 007САFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXB		
007СВ0н to 007СВ7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXB		
007СВ8н to 007СВFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXB		
007СС0н to 007СС7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB		
007СС8н to 007ССFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXB		
007CD0н to 007CD7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXXB		
007CD8н to 007CDFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to XXXXXXXXB		
007СЕ0н to 007СЕ7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXB		
007СЕ8н to 007СЕFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXB to XXXXXXXXB		

### 3. DC Characteristics

 $\begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+105 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 16 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) \\ $(Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CC} = 0.0 $V$) \\ $(Device ot$ 

Doromotor	Sym-	. Pin Condition Value			l lmi4	Domorko		
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
	V <sub>IHS</sub>	_		0.8 Vcc		Vcc + 0.3	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	Viha	_	l	0.8 Vcc	_	Vcc + 0.3	٧	Pin inputs if AUTOMOTIVE input levels are selected
Input H voltage	Vінт	_		2.0	_	Vcc + 0.3	٧	Pin inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	Vihs	_		0.7 Vcc	_	Vcc + 0.3	٧	P12, P15, P50 inputs if CMOS input levels are selected
	Vіні	_	_	0.7 Vcc	_	Vcc + 0.3	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	VIHR	_	_	0.8 Vcc	_	Vcc + 0.3	V	RST input pin (CMOS hysteresis)
	Vінм	_		Vcc - 0.3		Vcc + 0.3	V	MD input pin
	VILS	_	_	Vss - 0.3	_	0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	VILA	_	_	Vss - 0.3	_	0.5 Vcc	V	Pin inputs if AUTOMOTIVE input levels are selected
Input L voltage	VILT	_	_	Vss - 0.3	_	0.8	V	Pin inputs if TTL input levels are selected
(At Vcc = 5 V ± 10%)	VILS	_	_	Vss - 0.3		0.3 Vcc	V	P12, P15, P50 inputs if CMOS input levels are selected
	VILI	_	_	Vss - 0.3	_	0.3 Vcc	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	VILR	_	_	Vss - 0.3		0.2 Vcc	V	RST input pin (CMOS hysteresis)
	VILM	_	_	Vss - 0.3		Vss + 0.3	V	MD input pin
Output H voltage	Vон	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5		_	V	
Output H voltage	Vоні	I <sup>2</sup> C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -3.0 \text{ mA}$	Vcc - 0.5	_	_	V	(Continued)



#### (9) UART 2/3


```
 \begin{tabular}{ll} $(MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+105 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (MB90F352(S)/MB90F351(S): $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 16 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$, $V_{SS} = AV_{SS} = 0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V \pm 10\%, f_{CP} \le 24 $MHz$. $V_{SS} = 400 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C to $+125 $^{\circ}$C, $V_{CC} = 5.0 $V$) $ (Device other than above: $T_A = -40 $^{\circ}$C, $V_{CC} =
```

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
raiailletei	Symbol	FIII	Condition	Min	Min Max		Kemarks
Serial clock cycle time	tscyc	SCK2, SCK3		8 tcp*	_	ns	
$SCK \downarrow \;  o \; SOT \; delay \; time$	<b>t</b> sLOV	SCK2, SCK3, SOT2, SOT3	Internal shift clock mode output pins	-80	+80	ns	
Valid SIN → SCK ↑	<b>t</b> ıvsh	SCK2, SCK3, SIN2, SIN3	are C <sub>L</sub> = 80 pF + 1 TTL	100	_	ns	
$SCK \uparrow \rightarrow Valid SIN hold time$	<b>t</b> sнıx	SCK2, SCK3, SIN2, SIN3		60		ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK2, SCK3		4 tcp	_	ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK2, SCK3		4 tcp	_	ns	
$SCK \downarrow \;  o \; SOT \; delay \; time$	tsLOV	SCK2, SCK3, SOT2, SOT3	External shift clock mode output pins		150	ns	
Valid SIN → SCK ↑	<b>t</b> ıvsh	SCK2, SCK3, SIN2, SIN3	are C <sub>L</sub> = 80 pF + 1 TTL	60		ns	
$SCK  \! \uparrow  \to  Valid  SIN  hold  time$	<b>t</b> sнıx	SCK2, SCK3, SIN2, SIN3		60		ns	

<sup>\*:</sup> Refer to "(1) Clock timing" rating for tcp (internal operating clock cycle time).

Notes: • AC characteristic in CLK synchronized mode.


• C<sub>L</sub> is load capacity value of pins when testing.



#### (11) Timer Related Resource Input Timing

(MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +105 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 16$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (Device other than above:  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V)


Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks
raiametei	Syllibol	FIII	Condition	Min	Max	Onn	Remarks
Input pulse width	tтıwн tтıwL	TIN1, TIN3, IN0, IN1, IN4 to IN7	_	4 tcp	_	ns	



#### (12) Timer Related Resource Output Timing


 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 16 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ MHz, \ Vss = AV_{SS} = 0 \ V)$ 

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
Farameter				Min	Max	Onn	Remarks
CLK ↑ ⇒ Тоυт change time	<b>t</b> TO	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	_	30	_	ns	



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.


Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




#### • Flash memory device

· Relation between External impedance and minimum sampling time

(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S))







### • MASK ROM device

 $\cdot$  Relation between External impedance and minimum sampling time

(MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S), MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S))





### About the error

Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.

### 7. Flash Memory Program/Erase Characteristics

Flash Memory

Parameter	Conditions		Value		Unit	Remarks	
Farameter	Conditions	Min	Тур	Max	Oilit	Nemarks	
Sector erase time		_	1	15	s	Excludes programming prior to erasure	
Chip erase time	$T_A = +25  ^{\circ}C$ $V_{CC} = 5.0  V$	_	9	_	s	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	16	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000	_	_	cycle		
Flash Memory Data Retention Time	Average T <sub>A</sub> = +85 °C	20	_	_	year	*	

<sup>\*:</sup> This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

**Dual Operation Flash Memory** 

Parameter	Conditions		Value		Unit	Remarks	
	Conditions	Min	Тур	Max	Onit		
Sector erase time (4 Kbytes sector)		_	0.2	0.5	s	Excludes programming prior to erasure	
Sector erase time (16 Kbytes sector)	T <sub>A</sub> = +25 °C	_	0.5	7.5	s	Excludes programming prior to erasure	
Chip erase time	Vcc = 5.0 V	_	4.6	_	S	Excludes programming prior to erasure	
Word (16-bit width) programming time		_	64	3,600	μs	Except for the overhead time of the system level	
Program/Erase cycle		10,000	_	_	cycle		
Flash Memory Data Retention Time	Average T <sub>A</sub> = +85 °C	20	_	_	year	*	

<sup>\*:</sup> This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

## **■** ORDERING INFORMATION

Part number	Package	Remarks			
MB90F351PFM		Flash memory products			
MB90F351SPFM	64-pin plastic LQFP FPT-64P-M09	(64 Kbytes)			
MB90F352PFM	12mm ☐, 0.65mm pitch	Flash memory products (128 Kbytes)			
MB90F352SPFM					
MB90F351APMC					
MB90F351ASPMC					
MB90F351TAPMC					
MB90F351TASPMC	64-pin plastic LQFP FPT-64P-M23	Dual operation Flash memory products (64 Kbytes)			
MB90F356APMC	12mm □, 0.65mm pitch				
MB90F356ASPMC					
MB90F356TAPMC					
MB90F356TASPMC					
MB90F352APMC					
MB90F352ASPMC		Dual operation Flash memory products (128 Kbytes)			
MB90F352TAPMC					
MB90F352TASPMC	64-pin plastic LQFP FPT-64P-M23				
MB90F357APMC	12mm ☐, 0.65mm pitch				
MB90F357ASPMC					
MB90F357TAPMC					
MB90F357TASPMC					
MB90351APMC					
MB90351ASPMC	1				
MB90351TAPMC		MASK ROM products (64 Kbytes)			
MB90351TASPMC	64-pin plastic LQFP FPT-64P-M23				
MB90356APMC	12mm □, 0.65mm pitch				
MB90356ASPMC					
MB90356TAPMC					
MB90356TASPMC					
MB90352APMC					
MB90352ASPMC	64-pin plastic LQFP FPT-64P-M23 12mm □, 0.65mm pitch				
MB90352TAPMC					
MB90352TASPMC		MASK ROM products (128 Kbytes)			
MB90357APMC					
MB90357ASPMC					
MB90357TAPMC					
MB90357TASPMC					

