



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-116e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-116e1</a>

# MB90350 Series

## ■ FEATURES

### • Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction : 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- Built-in clock modulation circuit

### • 16 Mbytes CPU memory space

- 24-bit internal addressing

### • Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

### • Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### • Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

### • Increased processing speed

- 4-byte instruction queue

### • Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

### • Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI<sup>2</sup>OS) : up to 16 channels
- DMA : up to 16 channels

### • Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

### • Process

- CMOS technology

(Continued)

# MB90350 Series

## ■ PRODUCT LINEUP 1

<div>Part Number</div> <div>Parameter</div>	MB90F351, MB90F352	MB90F351S, MB90F352S	MB90F351A, MB90F352A	MB90F351TA, MB90F352TA	MB90F351AS, MB90F352AS	MB90F351TAS, MB90F352TAS
CPU	F <sup>2</sup> MC-16LX CPU					
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)					
ROM	Flash memory 64Kbytes : MB90F351(S) 128Kbytes : MB90F352(S)		Dual operation flash memory 64Kbytes : MB90F351A(S), MB90F351TA(S) 128Kbytes : MB90F352A(S), MB90F352TA(S)			
RAM	4 Kbytes					
Emulator-specific power supply*1	—					
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes	No	Yes		No	
Clock monitor function	No					
Low voltage/CPU operation detection reset	No		No	Yes	No	Yes
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter/Flash programming 4.5 V to 5.5 V : at using external bus					
Operating temperature range	−40 °C to +105 °C (+125 °C up to 16 MHz machine clock)		−40 °C to +125 °C			
Package	LQFP-64					
UART	2 channels					
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device					
I <sup>2</sup> C (400 Kbps)	1 channel					
A/D Converter	15 channels					
	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)					
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.					
16-bit I/O Timer (2 channels)	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)					
16-bit Output Compare	4 channels					
	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.					

(Continued)

# MB90350 Series

## ■ PRODUCT LINEUP 3

<div>Part Number</div> <div>Parameter</div>	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS
CPU	F <sup>2</sup> MC-16LX CPU			
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)			
ROM	Dual operation flash memory 64Kbytes : MB90F356A(S), MB90F356TA(S) 128Kbytes : MB90F357A(S), MB90F357TA(S)			
RAM	4 Kbytes			
Emulator-specific power supply*1	—			
Sub clock pin (X0A, X1A)	Yes		No (internal CR oscillation can be used as sub clock)	
Clock monitor function	Yes			
Low voltage/CPU operation detection reset	No	Yes	No	Yes
Operating voltage range	3.5 V to 5.5 V : at normal operating (not using A/D converter) 3.5 V to 5.5 V : at using A/D converter/Flash programming 3.5 V to 5.5 V : at using external bus			
Operating temperature range	−40 °C to +125 °C			
Package	LQFP-64			
UART	2 channels			
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device			
I <sup>2</sup> C (400 Kbps)	1 channel			
A/D Converter	15 channels			
	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)			
16-bit Reload Timer (4 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.			
16-bit I/O Timer (2 channels)	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.			
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)			
16-bit Output Compare	4 channels			
	Signals an interrupt when 16-bit I/O Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.			

(Continued)

# MB90350 Series

(Continued)

Part Number Parameter	MB90F356A, MB90F357A	MB90F356TA, MB90F357TA	MB90F356AS, MB90F357AS	MB90F356TAS, MB90F357TAS
16-bit Input Capture	6 channels			
	Retains freerun timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt.			
8/16-bit Programmable Pulse Generator	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12			
	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$ ( $f_{sys}$ = Machine clock frequency, $f_{osc}$ = Oscillation clock frequency)			
CAN Interface	1 channel			
	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.			
External Interrupt	8 channels			
	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI <sup>2</sup> OS) and DMA.			
D/A converter	—			
I/O Ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)			
Flash Memory	Supports automatic programming, Embedded Algorithm <sup>TM*2</sup> Write/Erase/Erased-Suspend/Resume commands A flag indicating completion of the algorithm Number of erase cycles : 10,000 times Data retention time : 10 years Boot block configuration Erase can be performed on each block. Block protection with external programming voltage Flash Security Feature for protecting the content of the Flash (MB90F357x only)			
Corresponding EVA name	MB90V340A-104		MB90V340A-103	

\*1 : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.  
Please refer to the Emulator hardware manual about details.

\*2 : Embedded Algorithm is a trademark of Advanced Micro Devices Inc.

## ■ PIN DESCRIPTION

Pin No. LQFP64*	Pin name	Circuit type	Function
46	X1	A	Oscillation output pin
47	X0		Oscillation input pin
45	RST	E	Reset input pin
3 to 8	P62 to P67	I	General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
	PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F)		Output pins for PPGs
9	P50	O	General purpose I/O port
	AN8		Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
10	P51	I	General purpose I/O port
	AN9		Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
11	P52	I	General purpose I/O port
	AN10		Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
12	P53	I	General purpose I/O port
	AN11		Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
13	P54	I	General purpose I/O port
	AN12		Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14, 15	P55, P56	I	General purpose I/O ports
	AN13, AN14		Analog input pins for A/D converter
16	P42	F	General purpose I/O port
	IN6		Data sample input pin for input capture ICU6
	RX1		RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
17	P43	F	General purpose I/O port
	IN7		Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
19, 20	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340A-101/103)
	X0A, X1A	B	X0A : Oscillation input pins for sub clock X1A : Oscillation output pins for sub clock (devices without S-suffix and MB90V340A-102/104)

(Continued)

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> <li>• TTL input (With the standby-time input shutdown function)</li> <li>• Programmable pull-up resistor: approx. 50 k<math>\Omega</math></li> </ul>
H		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 3 \text{ mA}</math>, <math>I_{OH} = -3 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>

(Continued)

# MB90350 Series

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.

- “0” writing to CL bit of LVRC register
- Internal reset
- Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode


## 19. Internal CR oscillation circuit

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Oscillation frequency	$f_{RC}$	50	100	200	kHz
Oscillation stabilization wait time	tstab	—	—	100	$\mu$ s



# MB90350 Series

- MB90V340A-103/104



List of Message Buffers (ID Registers)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C00 <sub>H</sub> to 007C1F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C20 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C21 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C22 <sub>H</sub>				
007C23 <sub>H</sub>				
007C24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C25 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C26 <sub>H</sub>				
007C27 <sub>H</sub>				
007C28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C29 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2A <sub>H</sub>				
007C2B <sub>H</sub>				
007C2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2D <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C2E <sub>H</sub>				
007C2F <sub>H</sub>				
007C30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C31 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C32 <sub>H</sub>				
007C33 <sub>H</sub>				
007C34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C35 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C36 <sub>H</sub>				
007C37 <sub>H</sub>				
007C38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C39 <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3A <sub>H</sub>				
007C3B <sub>H</sub>				
007C3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3D <sub>H</sub>				XXXXXXXX <sub>B</sub> XXXXXXXX <sub>B</sub>
007C3E <sub>H</sub>				
007C3F <sub>H</sub>				

(Continued)

# MB90350 Series

(Continued)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C40 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXX <sub>B</sub>
007C41 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C42 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C43 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C44 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXX <sub>B</sub>
007C45 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C46 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C47 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C48 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXX <sub>B</sub>
007C49 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4A <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4B <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXX <sub>B</sub>
007C4D <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4E <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C4F <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C50 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXX <sub>B</sub>
007C51 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C52 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C53 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C54 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXX <sub>B</sub>
007C55 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C56 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C57 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C58 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXX <sub>B</sub>
007C59 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5A <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5B <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXX <sub>B</sub>
007C5D <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5E <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C5F <sub>H</sub>				XXXXXXXX <sub>B</sub>

# MB90350 Series

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

(Continued)

## 3. DC Characteristics

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )


(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 16\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(Device other than above:  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input H voltage (At $V_{CC} = 5\text{ V} \pm 10\%$ )	$V_{IHS}$	—	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	$V_{IHA}$	—	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	Pin inputs if AUTOMOTIVE input levels are selected
	$V_{IHT}$	—	—	2.0	—	$V_{CC} + 0.3$	V	Pin inputs if TTL input levels are selected
	$V_{IHS}$	—	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	P12, P15, P50 inputs if CMOS input levels are selected
	$V_{IHI}$	—	—	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	$V_{IHR}$	—	—	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{IHM}$	—	—	$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	V	MD input pin
Input L voltage (At $V_{CC} = 5\text{ V} \pm 10\%$ )	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50)
	$V_{ILA}$	—	—	$V_{SS} - 0.3$	—	$0.5 V_{CC}$	V	Pin inputs if AUTOMOTIVE input levels are selected
	$V_{ILT}$	—	—	$V_{SS} - 0.3$	—	0.8	V	Pin inputs if TTL input levels are selected
	$V_{ILS}$	—	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	P12, P15, P50 inputs if CMOS input levels are selected
	$V_{ILI}$	—	—	$V_{SS} - 0.3$	—	$0.3 V_{CC}$	V	P44, P45 inputs if CMOS hysteresis input levels are selected
	$V_{ILR}$	—	—	$V_{SS} - 0.3$	—	$0.2 V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
	$V_{ILM}$	—	—	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	MD input pin
Output H voltage	$V_{OH}$	Normal outputs	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -4.0\text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Output H voltage	$V_{OHI}$	I <sup>2</sup> C current outputs	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3.0\text{ mA}$	$V_{CC} - 0.5$	—	—	V	

(Continued)

# MB90350 Series



# MB90350 Series

## (9) UART 2/3

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 16\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(Device other than above:  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )


Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	$t_{SCYC}$	SCK2, SCK3	Internal shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$	$8\text{ }t_{CP}^*$	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	$t_{SLOV}$	SCK2, SCK3, SOT2, SOT3		-80	+80	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSH}$	SCK2, SCK3, SIN2, SIN3		100	—	ns	
SCK $\uparrow \rightarrow$ Valid SIN hold time	$t_{SHIX}$	SCK2, SCK3, SIN2, SIN3		60	—	ns	
Serial clock "H" pulse width	$t_{SHSL}$	SCK2, SCK3	External shift clock mode output pins are $C_L = 80\text{ pF} + 1\text{ TTL}$	$4\text{ }t_{CP}$	—	ns	
Serial clock "L" pulse width	$t_{SLSH}$	SCK2, SCK3		$4\text{ }t_{CP}$	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	$t_{SLOV}$	SCK2, SCK3, SOT2, SOT3		—	150	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSH}$	SCK2, SCK3, SIN2, SIN3		60	—	ns	
SCK $\uparrow \rightarrow$ Valid SIN hold time	$t_{SHIX}$	SCK2, SCK3, SIN2, SIN3		60	—	ns	

\* : Refer to “(1) Clock timing” rating for  $t_{CP}$  (internal operating clock cycle time).

Notes : • AC characteristic in CLK synchronized mode.

•  $C_L$  is load capacity value of pins when testing.

### • Internal Shift Clock Mode



# MB90350 Series

## (11) Timer Related Resource Input Timing


(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 16\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(Device other than above:  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TIWH}$	TIN1, TIN3, IN0, IN1, IN4 to IN7	—	$4 t_{CP}$	—	ns	
	$t_{TIWL}$						

TIN1, TIN3,  
IN0, IN1,  
IN4 to IN7



## (12) Timer Related Resource Output Timing


(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 16\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(Device other than above:  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
CLK $\uparrow \Rightarrow T_{OUT}$ change time	$t_{TO}$	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	—	30	—	ns	

TOT1, TOT3,  
PPG4, PPG6  
PPG8 to PPGF






# MB90350 Series

Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



- Timing definition



- Flash memory device

- Relation between External impedance and minimum sampling time



(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S))



- MASK ROM device

- Relation between External impedance and minimum sampling time

(MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S), MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S))



- About the error

Values of relative errors grow larger, as  $|AV_{RH} - AV_{SS}|$  becomes smaller.

# MB90350 Series

## 7. Flash Memory Program/Erase Characteristics

### Flash Memory

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = +25\text{ }^{\circ}\text{C}$ $V_{CC} = 5.0\text{ V}$	—	1	15	s	Excludes programming prior to erasure
Chip erase time		—	9	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	16	3,600	$\mu\text{s}$	Except for the overhead time of the system level
Program/Erase cycle	—	10,000	—	—	cycle	
Flash Memory Data Retention Time	Average $T_A = +85\text{ }^{\circ}\text{C}$	20	—	—	year	*

\* : This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

### Dual Operation Flash Memory

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time (4 Kbytes sector)	$T_A = +25\text{ }^{\circ}\text{C}$ $V_{CC} = 5.0\text{ V}$	—	0.2	0.5	s	Excludes programming prior to erasure
Sector erase time (16 Kbytes sector)		—	0.5	7.5	s	Excludes programming prior to erasure
Chip erase time		—	4.6	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	64	3,600	$\mu\text{s}$	Except for the overhead time of the system level
Program/Erase cycle	—	10,000	—	—	cycle	
Flash Memory Data Retention Time	Average $T_A = +85\text{ }^{\circ}\text{C}$	20	—	—	year	*

\* : This value comes from the technology qualification.

(Using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C)

## ■ ORDERING INFORMATION


Part number	Package	Remarks
MB90F351PFM	64-pin plastic LQFP FPT-64P-M09 12mm □, 0.65mm pitch	Flash memory products (64 Kbytes)
MB90F351SPFM		Flash memory products (128 Kbytes)
MB90F352PFM		
MB90F352SPFM		
MB90F351APMC	64-pin plastic LQFP FPT-64P-M23 12mm □, 0.65mm pitch	Dual operation Flash memory products (64 Kbytes)
MB90F351ASPMC		
MB90F351TAPMC		
MB90F351TASPMC		
MB90F356APMC		
MB90F356ASPMC		
MB90F356TAPMC		
MB90F356TASPMC		
MB90F352APMC	64-pin plastic LQFP FPT-64P-M23 12mm □, 0.65mm pitch	Dual operation Flash memory products (128 Kbytes)
MB90F352ASPMC		
MB90F352TAPMC		
MB90F352TASPMC		
MB90F357APMC		
MB90F357ASPMC		
MB90F357TAPMC		
MB90F357TASPMC		
MB90351APMC	64-pin plastic LQFP FPT-64P-M23 12mm □, 0.65mm pitch	MASK ROM products (64 Kbytes)
MB90351ASPMC		
MB90351TAPMC		
MB90351TASPMC		
MB90356APMC		
MB90356ASPMC		
MB90356TAPMC		
MB90356TASPMC		
MB90352APMC	64-pin plastic LQFP FPT-64P-M23 12mm □, 0.65mm pitch	MASK ROM products (128 Kbytes)
MB90352ASPMC		
MB90352TAPMC		
MB90352TASPMC		
MB90357APMC		
MB90357ASPMC		
MB90357TAPMC		
MB90357TASPMC		

(Continued)

(Continued)

64-pin plastic LQFP  
(FPT-64P-M24)

Note 1) \* : These dimensions do not include resin protrusion.  
Note 2) Pins width and pins thickness include plating thickness.  
Note 3) Pins width do not include tie bar cutting remainder.



© 2005 FUJITSU LIMITED F64036S-c-1-1

Dimensions in mm (inches) .

Note : The values in parentheses are reference values.