



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-QFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-117e1

## ■ PRODUCT LINEUP 2

Part Number	MB90351A,	MB90351TA,	MB90351AS,	MB90351TAS,	MB90V340A-	MB90V340A-	
Parameter	MB90352A	MB90352TA	MB90352AS	MB90352TAS	101	102	
CPU	F <sup>2</sup> MC-16LX CPU						
System clock	•		$\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, n time : 42 ns (		LL stops) x 4 MHz, PLL ×	6)	
ROM	•	1B90351A(S), N 1B90352A(S), N	` ,		Exte	ernal	
RAM		4 Kk	oytes		30 K	bytes	
Emulator-specific power supply*		_	_		Y	es	
Sub clock pin (X0A, X1A) (Max 100 kHz)	Y	es	N	lo	No	Yes	
Clock monitor function			N	lo			
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No		
Operating voltage range	4.0 V to 5.5 V	at normal opera : at using A/D o : at using exter		A/D converter)	5 V ±	- 10%	
Operating temperature range		–40 °C to	+125 °C		_		
Package		LQF	P-64		PGA-299		
			innels			innels	
UART	Special synch	ronous options	ngs using a deo for adapting to er as master or	different synch	ronous serial pr	rotocols	
I <sup>2</sup> C (400 Kbps)		1 cha	annel		2 cha	innels	
		15 ch	annels		24 ch	annels	
A/D Converter	10-bit or 8-bit resolution Conversion time : Min 3 μs includes sample time (per one channel)						
16-bit Reload Timer (4 channels)	Operation clock frequency: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.						
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.  I/O Timer 0 corresponds to ICU 0/1/2/3, OCU 0/1/2/3 I/O Timer 1 corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					3, OĊU 0/1/2/3. rresponds to	
(2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁻ (fsys = Machine clock frequency)						

## **■ PRODUCT LINEUP 4**

Part Number	MB90356A,	MB90356TA,	MB90356AS,	MB90356TAS,	MB90V340A-	MB90V340A-		
Parameter	MB90357A	MB90357TA	MB90357AS	MB90357TAS	103	104		
CPU	F <sup>2</sup> MC-16LX CPU							
System clock			$\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, n time : 42 ns (		LL stops) x 4 MHz, PLL ×	6)		
ROM		1B90356A(S), N 1B90357A(S), N			Exte	ernal		
RAM		4 Kb	oytes		30 K	bytes		
Emulator-specific power supply*		_	_		Y	es		
Sub clock pin (X0A, X1A)	Y	98	(internal CR o	lo oscillation can s sub clock)	No (internal CR oscillation can be used as sub clock)	Yes		
Clock monitor function			Y	es				
Low voltage/CPU operation detection reset	No	Yes	No	Yes	No			
Operating voltage range	4.0 V to 5.5 V	at normal operations: at using A/D of at using exter	ating (not using converter nal bus	A/D converter)	5 V ± 10%			
Operating temperature range		–40 °C to	+125 °C		_	_		
Package		LQF	P-64		PGA-299			
UART	Special synchi	baud rate setti	nnels ngs using a dec for adapting to er as master or	different synch	ı imer ronous serial pr	rotocols		
I <sup>2</sup> C (400 Kbps)			annel			innels		
A/D Converter	10-bit or 8-bit in Conversion time	resolution	annels cludes sample	time (per one o		annels		
16-bit Reload Timer (4 channels)	Conversion time: Min 3 µs includes sample time (per one channel)  Operation clock frequency: fsys/2¹, fsys/2³, fsys/2⁵ (fsys = Machine clock frequency) Supports External Event Count function.							
16-bit I/O Timer	I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1. I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.  I/O Timer 0 corresponds to ICU 0/1/2/3, OCU 0/1/2/3 I/O Timer 1 corresponds to ICU 4/5/6/7, OCU 4/5/6/7.					s, OĊU 0/1/2/3. rresponds to		
(2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2¹, fsys/2², fsys/2³, fsys/2⁴, fsys/2⁵, fsys/2⁵, fsys/2⁻ (fsys = Machine clock frequency)							

Pin No.	Pin name	Circuit	Firmation
LQFP64*	Pin name	type	Function
39	P17		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
39	AD15	G	Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8), PPGB (A), PPGD (C), PPGF (E)		Output pins for PPGs
	P24		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	A20	G	Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general-purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	SDA0	Н	Serial data I/O pin for I <sup>2</sup> C 0
	FRCK0		Input pin for the 16-bit I/O Timer 0
	P45	_	General purpose I/O port
53	SCL0	Н	Serial clock I/O pin for I <sup>2</sup> C 0
	FRCK1		Input pin for the 16-bit I/O Timer 1

Pin No.		Circuit	
LQFP64*	Pin name	type	Function
	P30		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the $\overline{WR}/\overline{WRL}$ pin output are enabled. $\overline{WRL}$ is used to write-strobe 8 lower bits of the data bus in 16-bit access. $\overline{WR}$ is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R		External interrupt request input pin for INT10
57	P33	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
31	WRH		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
58	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT4		Waveform output pin for output compare OCU4
50	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5		Waveform output pin for output compare OCU5
60	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6		Waveform output pin for output compare OCU6

## 4. Precautions for when not using a sub clock signal

If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

### 5. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.


## 6. Power supply pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent such malfunctioning as latch up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

Connect Vcc and Vss pins to the device from the current supply source at a low impedance.

 As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss pins in the vicinity of Vcc and Vss pins of the device.



## 7. Pull-up/down resistors

The MB90350 series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

## 8. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

## 9. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

## 10. Connection of Unused Pins of A/D Converter if A/D Converter is used

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = Vss.

## 11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at  $50 \, \mu s$  or more (0.2 V to 2.7 V) .

## 12. Stabilization of power supply voltage

A sudden change in the power supply voltage may cause the device to malfunction even within the specified Vcc power supply voltage operating range. Therefore, the Vcc power supply voltage should be stabilized.


For reference, the power supply voltage should be controlled so that Vcc ripple variations (peak-to-peak value) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard Vcc power supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

### 13. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

### 14. Port 0 to port 3 output during Power-on (External-bus mode)

As shown below, when power is turned on in external-bus mode, there is a possibility that output signal of Port 0 to Port 3 might be unstable.



### 15. Notes on using CAN Function

To use CAN function, please set "1" to DIRECT bit of CAN direct mode register (CDMR). If DIRECT bit is set to "0" (initial value), wait states will be performed when accessing CAN registers.

Note: Please refer to section "22.15 CAN Direct Mode Register" in Hardware Manual of MB90350 series for detail of CAN direct mode register.

## 16. Flash security Function

The security byte is located in the area of the flash memory.

If protection code 01H is written in the security byte, the flash memory is in the protected state by security.

Therefore please do not write 01H in this address if you do not use the security function.

Please refer to following table for the address of the security byte.

	Flash memory size	Address for security bit
MB90F352(S) MB90F352A(S) MB90F352TA(S) MB90F357TA(S)	Embedded 1 Mbit Flash Memory	FE0001н

## 17. Correspondence with $T_A = +105$ °C or more

If used exceeding T<sub>A</sub> = +105 °C, please contact Fujitsu sales representatives for reliability limitations.

## 18. Low voltage/CPU operation reset circuit

The low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The CPU operation detection reset circuit is a 20-bit counter that uses oscillation as a count clock and generates an internal reset signal if not cleared within a given time after startup.

## (1) Low voltage detection reset circuit

Detection voltage
4.0 V ± 0.3 V

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection reset circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

### (2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time
2 <sup>20</sup> /Fc (approx. 262 ms*)

 $<sup>^*</sup>$ : This value assumes the interval time at an oscillation clock frequency of 4 MHz. During recovery from standby mode, the detection period is the maximum interval plus 20  $\mu$ s.

This circuit does not operate in modes where CPU operation is stopped.

The CPU operation detection reset circuit counter is cleared under any of the following conditions.

- "0" writing to CL bit of LVRC register
- Internal reset
- · Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

## 19. Internal CR oscillation circuit

Parameter	Symbol		Value		Unit	
Farameter	Symbol	Min	Тур	Max	Onit	
Oscillation frequency	frc	50	100	200	kHz	
Oscillation stabilization wait time	tstab	_	_	100	μs	

#### • MB90V340A-103/104 X0 Clock X0A \* F2MC-16LX controller/ RST Core X1 X1A\* Monitor I/O Timer 0 FRCK0 CR oscillation Input circuit Capture IN7 to IN0 8 channels RAMOutput 30 Kbytes Compare OUT7 to OUT0 8 channels Prescaler 5 channels I/O Timer 1 FRCK1 SOT4 to SOT0 CAN **UART** RX2 to RX0 SCK4 to SCK0 Controller 5 channels TX2 to TX0 SIN4 to SIN0 3 channels 16-bit **AVcc** TIN3 to TIN0 Reload 8/10-bit **AVss** TOT3 to TOT0 Internal Data Bus Timer A/D AN23 to AN0 4 channels Converter **AVRH** 24 channels **AVRL** AD15 to AD00 **ADTG** A23 to A16 ALE 10-bit RD External D/A DA01, DA00 WRL Bus Converter WRH 2 channels Interface HRQ 8/16-bit HAK PPG PPGF to PPG0 **RDY** 16 channels CLK

INT15 to INT8

INT7 to INT0

CKOT

(INT15R to INT8R)

DTP/External

Interrupt

Clock

Monitor

SDA1, SDA0

SCL1, SCL0


\*: MB90V340A-104 only

I<sup>2</sup>C interface

2 channels

DMA

### ■ MEMORY MAP



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000H and FFFFFFH is visible in bank 00, while the image between FF0000H and FF7FFFH is visible only in bank FF.

## ■ I/O MAP

Address	Register	Abbrevia- tion	Access	Resource name	Initial value		
00н	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXXB		
01н	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXXB		
02н	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXXB		
03н	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXXB		
04н	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXXB		
05н	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXXB		
06н	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXXB		
07н to 0Ан		Reserve	ed				
0Вн	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	111111111		
0Сн	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	111111111		
0Дн		Reserve	ed				
0Ен	Input Level Select Register 0	ILSR0	R/W	Ports	00000000в		
0Fн	Input Level Select Register 1	ILSR1	R/W	Ports	00000000в		
10н	Port 0 Direction Register	DDR0	R/W	Port 0	0000000В		
11н	Port 1 Direction Register	DDR1	R/W	Port 1	00000000в		
12н	Port 2 Direction Register	DDR2	R/W	Port 2	ХХ000000в		
13н	Port 3 Direction Register	DDR3	R/W	Port 3	0000000В		
14н	Port 4 Direction Register	DDR4	R/W	Port 4	ХХ000000в		
15н	Port 5 Direction Register	DDR5	R/W	Port 5	Х0000000в		
16н	Port 6 Direction Register	DDR6	R/W	Port 6	0000000В		
17н to 19н		Reserve	ed	1			
1Ан	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXXB		
1Вн		Reserve	ed	1			
1Сн	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000в		
1Dн	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000в		
1Ен	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000в		
1F <sub>H</sub>	Port 3 Pull-up Control Register	Pull-up Control Register PUCR3 R/W Port 3		00000000в			
20н to 37н	Reserved						
38н	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0Х000ХХ1в		
39н	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0Х000001в		
ЗАн	PPG 4/5 Count Clock Select Register	PPG45	R/W	T GISC Sellerator 4/3	000000Х0в		
3Вн	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000в		

Address	Register	Abbrevia- tion	Access	Resource name	Initial value			
7950н	Serial Mode Register 3	SMR3	W, R/W		0000000В			
7951н	Serial Control Register 3	SCR3	W, R/W		0000000В			
7952н	Reception/Transmission Data Register 3	RDR3/ TDR3	R/W		0000000В			
7953н	Serial Status Register 3	SSR3	R,R/W	UART3	00001000в			
7954н	Extended Communication Control Register 3	ECCR3	R,W, R/W	UARTS	000000XXB			
7955н	Extended Status/Control Register 3	ESCR3	R/W		00000100в			
7956н	Baud Rate Generator Register 30	BGR30	R/W		0000000в			
7957н	Baud Rate Generator Register 31	BGR31	R/W		0000000в			
7958н, 7959н		Reserve	ed					
7960н	Clock Monitor Function Control Register CSVCR R, R/W Clock Monitor				00011100в			
7961н to 796Dн	Reserved							
796Ен	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0 <sub>B</sub>			
<b>796</b> Fн		Reserve	ed					
7970н	I <sup>2</sup> C Bus Status Register 0	IBSR0	R		0000000В			
7971н	I <sup>2</sup> C Bus Control Register 0	IBCR0	W,R/W		0000000В			
7972н	12C 40 hit Clave Address Degister 0	ITBAL0	R/W		0000000В			
7973н	I <sup>2</sup> C 10-bit Slave Address Register 0	ITBAH0	R/W		0000000В			
7974н	I <sup>2</sup> C 10-bit Slave Address Mask Register	ITMKL0	R/W	I <sup>2</sup> C Interface 0	11111111в			
7975н	0	ITMKH0	R/W		00111111в			
7976н	I <sup>2</sup> C 7-bit Slave Address Register 0	ISBA0	R/W		0000000в			
7977н	I <sup>2</sup> C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111в			
7978н	I <sup>2</sup> C data register 0	IDAR0	R/W		0000000в			
7979н, 797Ан		Reserve	ed					
797Вн	I <sup>2</sup> C Clock Control Register 0	ICCR0	R/W	I <sup>2</sup> C Interface 0	00011111в			
797Сн to 79А1н	Reserved							
79А2н	Flash Write Control Register 0	FWR0	R/W		0000000в			
79А3н	Flash Write Control Register 1	FWR1	R/W	Dual Operation Flash	0000000В			
79А4н	Sector Change Setting Register	SSR0	R/W	1 10311	00XXXXX0в			
79А5н to 79С1н		Reserve	ed		(Continued			

## **■ CAN CONTROLLERS**

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 2 Mbps (when input clock is at 16 MHz)

## **List of Control Registers**

Address	Register	Abbreviation	Access	Initial Value	
CAN1	Register	Appreviation	Access	iiiitiai vaiue	
000080н	Message buffer enable register	BVALR	R/W	0000000В	
000081н	Wessage build chable register	DVALIC	10,44	0000000В	
000082н	Transmit request register	TREQR	R/W	0000000В	
000083н	Transmit request register	INEQN	IN/VV	0000000В	
000084н	Transmit cancel register	TCANR	W	0000000В	
000085н	Transmit cancer register	TOANK	VV	0000000В	
000086н	Transmission complete register	TCR	R/W	0000000В	
000087н	Transmission complete register	TOIX	10,44	0000000в	
000088н	Receive complete register	RCR	R/W	0000000В	
000089н	Treceive complete register	KOK	10,44	0000000В	
00008Ан	Remote request receiving register	RRTRR	R/W	0000000В	
00008Вн	Tremote request receiving register	KKIIKK	10,44	0000000В	
00008Сн	Receive overrun register	ROVRR	R/W	0000000В	
00008Dн	receive overrail register	NOVIN	17/ / /	0000000В	
00008Ен	Reception interrupt	RIER	R/W	0000000В	
00008Fн	enable register	NILIX	1 (/ V V	0000000В	

## (Continued)

 $\begin{array}{l} \text{(MB90F352(S)/MB90F351(S): T}_{A} = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(MB90F352(S)/MB90F351(S): T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 16 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{f}_{CP} \leq 24 \text{ MHz}, \text{ } \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}) \\ \text{(Device other than above: T}_{A} = -40 \text{ }^{\circ}\text{C to } +125 \text{ }^{\circ}\text{C}, \text{ } \text{V}_{CC} = 5.0 \text{ V} \pm 10\%, \text{ } \text{C}_{C} = 10\%, \text{ } \text{C}$ 


Parameter	Sym-	Pin	Condition		Value			Unit	Remarks		
rarameter	bol	FIII			Min	Тур	Max	Oilit	Remarks		
Power supply current	IccT Vcc	Vcc	$V_{CC} = 5.0 \text{ V}$ , Internal frequency: 8 kHz During operating clock monitor function, At watch mode $T_A = +25^{\circ}\text{C}$			25	150	μΑ	MB90F356A MB90F357A MB90356A MB90357A		
			Vcc = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T <sub>A</sub> = +25°C		_	25	150	μΑ	MB90F356AS MB90F357AS MB90356AS MB90357AS		
			Vcc = 5.0 V, Internal frequency: 8 kHz, During stopping clock monitor function, At watch mode T <sub>A</sub> = +25°C			60	140	μА	MB90F351TA MB90F352TA MB90F356TA MB90F357TA MB90351TA MB90352TA MB90356TA MB90357TA		
			$Vcc = 5.0 \text{ V},$ Internal frequency: 8 kHz, During operating clock monitor function, At watch mode $T_A = +25^{\circ}C$			80	250	μΑ	MB90F356TA MB90F357TA MB90356TA MB90357TA		
		Vcc = 5.0 V, Internal CR oscillation/ 4 division, At watch mode T <sub>A</sub> = +25°C		_	80	250	μΑ	MB90F356TAS MB90F357TAS MB90356TAS MB90357TAS			
	Іссн		Vcc = 5.0 V, At Stop mode,					7	25	μΑ	Devices without "T"-suffix
			$T_A = +25^{\circ}C$		_	60	130	μΑ	Devices with "T"-suffix		
Input capacity	Cin	Other than AVRH, Vcc,	C, AVcc, AVss,		_	5	15	pF			

## (8) Hold Timing

(Ta =  $-40^{\circ}$ C to  $+105^{\circ}$ C, Vcc = 5.0 V  $\pm$  10 %, Vss = 0.0 V, fcp  $\leq$  24 MHz)

Parameter	Symbol	Pin	Condition	Val	lue	Units	Remarks	
raiametei	Symbol	FIII	Condition	Min	Max	Units	iveillai ks	
$\begin{array}{c} \text{Pin floating } \Rightarrow \overline{\text{HAK}} \downarrow \\ \text{time} \end{array}$	txhal	HAK		30	<b>t</b> cp	ns		
HAK ↑ time ⇒ Pin valid time	<b>t</b> hahv	HAK		<b>t</b> CP	2 tcp	ns		


Note : There is more than 1 machine cycle from when HRQ pin reads in until the  $\overline{\text{HAK}}$  is changed.



## (11) Timer Related Resource Input Timing

(MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +105 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (MB90F352(S)/MB90F351(S):  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 16$  MHz,  $V_{SS} = AV_{SS} = 0$  V) (Device other than above:  $T_A = -40$  °C to +125 °C,  $V_{CC} = 5.0$  V  $\pm$  10%,  $f_{CP} \le 24$  MHz,  $V_{SS} = AV_{SS} = 0$  V)


Parameter	Symbol	Pin	Condition	Val	lue	Unit	Remarks	
raiametei	Syllibol	FIII	Condition	Min	Max	Onn	Remarks	
Input pulse width	ttiwh	TIN1, TIN3, IN0, IN1, IN4 to IN7	_	4 tcp	_	ns		



### (12) Timer Related Resource Output Timing

 $(MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +105 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (MB90F352(S)/MB90F351(S): T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 16 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V) \\ (Device other than above: T_A = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C, \ Vcc = 5.0 \ V \pm 10\%, \ f_{CP} \leq 24 \ MHz, \ Vss = AV_{SS} = 0 \ V)$ 

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks	
Farameter	Syllibol	FIII	Condition	Min	Max	Onne	Remarks	
CLK ↑ ⇒ Тоυт change time	<b>t</b> TO	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	_	30	_	ns		




## (13) I2C Timing

 $\label{eq:mb90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+105 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (MB90F352(S)/MB90F351(S): $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 16$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0 V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V \pm 10\%$, $f_{CP} \le 24$ MHz, $V_{SS} = AV_{SS} = 0$ V$) $ (Device other than above: $T_A = -40 °C$ to $+125 °C$, $V_{CC} = AV_{CC} = 5.0 V$ $$ (Device other than above) $$ (Device other than a$ 


Parameter	Symbol	Condition	Standar	d-mode	Fast-mode*4		Unit
Parameter	Syllibol	Condition	Min	Max	Min	Max	Oill
SCL clock frequency	fscL		0	100	0	400	kHz
Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL $\downarrow$	<b>t</b> HDSTA		4.0		0.6	_	μs
"L" width of the SCL clock	<b>t</b> LOW		4.7		1.3	_	μs
"H" width of the SCL clock	<b>t</b> HIGH	$R = 1.7 \text{ k}\Omega,$ $C = 50 \text{ pF*}^{1}$	4.0	_	0.6	_	μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA $\downarrow$	<b>t</b> susta		4.7		0.6	_	μs
Data hold time SCL↓→SDA↓↑	<b>t</b> hddat		0	3.45*2	0	0.9*3	μs
Data set-up time SDA↓↑→SCL↑	<b>t</b> sudat		250*5		100*5		ns
Set-up time for STOP condition SCL↑→SDA↑	tsusто		4.0	_	0.6		μs
Bus free time between STOP condition and START condition	<b>t</b> BUS		4.7		1.3		μs

- \*1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- \*2: The maximum thddat has only to be met if the device does not stretch the "L" width (tLow) of the SCL signal.
- \*3 : A Fast-mode I<sup>2</sup>C -bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement tsudat ≥ 250 ns must then be met.
- \*4: For use at over 100 kHz, set the machine clock to at least 6 MHz.
- \*5: Refer to ". Note of SDA, SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.


Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




### • Flash memory device

· Relation between External impedance and minimum sampling time

(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S))







## • MASK ROM device

 $\cdot$  Relation between External impedance and minimum sampling time

(MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S), MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S))





## About the error

Values of relative errors grow larger, as |AVRH - AVss| becomes smaller.



