

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | F <sup>2</sup> MC-16LX  |
| Core Size                  | 16-Bit  |
| Speed                      | 24MHz   |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, WDT  |
| Number of I/O              | 51  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 4K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V   |
| Data Converters            | A/D 15x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-QFP (12x12)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-118e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352spfm-gs-118e1</a> |

# MB90350 Series

## ■ FEATURES

### • Clock

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 6 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 24 MHz).
- Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed. (devices without S-suffix only)
- Minimum execution time of instruction : 42 ns (when operating with 4-MHz oscillation clock, and 6-time multiplied PLL clock).
- Built-in clock modulation circuit

### • 16 Mbytes CPU memory space

- 24-bit internal addressing

### • Clock monitor function (MB90x356x and MB90x357x only)

- Main clock or sub clock is monitored independently.
- Internal CR oscillation clock (100 kHz typical) can be used as sub clock.

### • Instruction system best suited to controller

- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

### • Instruction system compatible with high-level language (C language) and multitask

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

### • Increased processing speed

- 4-byte instruction queue

### • Powerful interrupt function

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported.

### • Automatic data transfer function independent of CPU

- Extended intelligent I/O service function (EI<sup>2</sup>OS) : up to 16 channels
- DMA : up to 16 channels

### • Low power consumption (standby) mode

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (a timebase timer mode switched from the main clock mode)
- PLL timer mode (a timebase timer mode switched from the PLL clock mode)
- Watch mode (a mode that operates sub clock and watch timer only)
- Stop mode (a mode that stops oscillation clock and sub clock)
- CPU intermittent operation mode

### • Process

- CMOS technology

(Continued)

## ■ PACKAGES AND PRODUCT CORRESPONDENCE

| Package                                  | MB90V340A<br>-101<br>-102<br>-103<br>-104 | MB90F351<br>MB90F351S<br>MB90F352<br>MB90F352S | MB90F351A (S) , MB90F351TA (S)<br>MB90F352A (S) , MB90F352TA (S)<br>MB90F356A (S) , MB90F356TA (S)<br>MB90F357A (S) , MB90F357TA (S)<br>MB90351A (S) , MB90351TA (S)<br>MB90352A (S) , MB90352TA (S)<br>MB90356A (S) , MB90356TA (S)<br>MB90357A (S) , MB90357TA (S) |
|--|---|--|--|
| PGA-299C-A01                             | ○   | ×  | ×  |
| FPT-64P-M09<br>(12 mm □ , 0.65 mm pitch) | ×   | ○  | ×  |
| FPT-64P-M23<br>(12 mm □ , 0.65 mm pitch) | ×   | ×  | ○  |
| FPT-64P-M24<br>(10 mm □ , 0.50 mm pitch) | ×   | ×  | ○ *  |

\* : This device is under development.

○ : Yes, × : No




Note : Refer to “■ PACKAGE DIMENSIONS” for detail of each package.

# MB90350 Series

| Pin No.<br>LQFP64* | Pin name      | Circuit type | Function  |
|--------------------|---------------|--------------|---|
| 24 to 31           | P00 to P07    | G            | General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. |
|                    | AD00 to AD07  |              | Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled.                       |
|                    | INT8 to INT15 |              | External interrupt request input pins for INT8 to INT15   |
| 32                 | P10           | G            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD08          |              | Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled.                              |
|                    | TIN1          |              | Event input pin for reload timer1   |
| 33                 | P11           | G            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD09          |              | Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.                              |
|                    | TOT1          |              | Output pin for reload timer1  |
| 34                 | P12           | N            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD10          |              | Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled.                             |
|                    | SIN3          |              | Serial data input pin for UART3   |
|                    | INT11R        |              | External interrupt request input pin for INT11  |
| 35                 | P13           | G            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD11          |              | Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.                             |
|                    | SOT3          |              | Serial data output pin for UART3  |
| 36                 | P14           | G            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD12          |              | Input/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.                             |
|                    | SCK3          |              | Clock input/output pin for UART3  |
| 37                 | P15           | N            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD13          |              | Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled.                             |
| 38                 | P16           | G            | General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.  |
|                    | AD14          |              | Input/output pin for external bus address data bus bit 14. This function is enabled when external bus is enabled.                             |

(Continued)

# MB90350 Series

| Type | Circuit   | Remarks  |
|------|---|--|
| I    |    | <ul style="list-style-type: none"><li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li><li>• CMOS hysteresis inputs (With the standby-time input shutdown function)</li><li>• Automotive input (With the standby-time input shutdown function)</li><li>• A/D analog input</li></ul> |
| K    |   | <ul style="list-style-type: none"><li>• Power supply input protection circuit</li></ul>  |
| L    |  | <ul style="list-style-type: none"><li>• A/D converter reference voltage power supply input pin, with the protection circuit</li><li>• Flash memory devices do not have a protection circuit against <math>V_{CC}</math> for pin AVRH.</li></ul>  |

(Continued)

# MB90350 Series

## ■ HANDLING DEVICES

Special care is required for the following when handling the device :

- Preventing latch-up
- Treatment of unused pins
- Using external clock
- Precautions for when not using a sub clock signal
- Notes on during operation of PLL clock mode
- Power supply pins ( $V_{CC}/V_{SS}$ )
- Pull-up/down resistors
- Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs
- Connection of Unused Pins of A/D Converter
- Notes on Energization
- Stabilization of power supply voltage
- Initialization
- Port0 to port3 output during Power-on (External-bus mode)
- Notes on using CAN Function
- Flash security Function
- Correspondence with  $T_A = +105\text{ }^{\circ}\text{C}$  or more
- Low voltage/CPU operation detection reset circuit
- Internal CR oscillation circuit

### 1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pin and  $V_{SS}$  pin.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ ,  $AV_{RH}$ ) exceed the digital power-supply voltage.


### 2. Handling unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than  $2\text{ k}\Omega$  .


Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.

### 3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



- MB90F352 (S) , MB90F351 (S) , MB90F352A (S) , MB90F352TA (S) , MB90F351A (S) , MB90F351TA (S) , MB90352A (S) , MB90352TA (S) , MB90351A (S) , MB90351TA (S)



# MB90350 Series

| Address                                | Register                                  | Abbrevia-<br>tion | Access      | Resource name        | Initial value         |
|--|---|-------------------|-------------|----------------------|-----------------------|
| CA <sub>H</sub>                        | External Interrupt Enable Register 1      | ENIR1             | R/W         | External Interrupt 1 | 00000000 <sub>B</sub> |
| CB <sub>H</sub>                        | External Interrupt Source Register 1      | EIRR1             | R/W         |                      | XXXXXXXX <sub>B</sub> |
| CC <sub>H</sub>                        | External Interrupt Level Register 1       | ELVR1             | R/W         |                      | 00000000 <sub>B</sub> |
| CD <sub>H</sub>                        | External Interrupt Level Register 1       | ELVR1             | R/W         |                      | 00000000 <sub>B</sub> |
| CE <sub>H</sub>                        | External Interrupt Source Select Register | EISSR             | R/W         |                      | 00000000 <sub>B</sub> |
| CF <sub>H</sub>                        | PLL/Sub clock Control register            | PSCCR             | W           | PLL                  | XXXX0000 <sub>B</sub> |
| D0 <sub>H</sub>                        | DMA Buffer Address Pointer L              | BAPL              | R/W         | DMA                  | XXXXXXXX <sub>B</sub> |
| D1 <sub>H</sub>                        | DMA Buffer Address Pointer M              | BAPM              | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D2 <sub>H</sub>                        | DMA Buffer Address Pointer H              | BAPH              | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D3 <sub>H</sub>                        | DMA Control Register                      | DMACS             | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D4 <sub>H</sub>                        | I/O Register Address Pointer L            | IOAL              | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D5 <sub>H</sub>                        | I/O Register Address Pointer H            | IOAH              | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D6 <sub>H</sub>                        | Data Counter L                            | DCTL              | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D7 <sub>H</sub>                        | Data Counter H                            | DCTH              | R/W         |                      | XXXXXXXX <sub>B</sub> |
| D8 <sub>H</sub>                        | Serial Mode Register 2                    | SMR2              | W,R/W       | UART2                | 00000000 <sub>B</sub> |
| D9 <sub>H</sub>                        | Serial Control Register 2                 | SCR2              | W,R/W       |                      | 00000000 <sub>B</sub> |
| DA <sub>H</sub>                        | Reception/Transmission Data Register 2    | RDR2/<br>TDR2     | R/W         |                      | 00000000 <sub>B</sub> |
| DB <sub>H</sub>                        | Serial Status Register 2                  | SSR2              | R,R/W       |                      | 00001000 <sub>B</sub> |
| DC <sub>H</sub>                        | Extended Communication Control Register 2 | ECCR2             | R,W,<br>R/W |                      | 000000XX <sub>B</sub> |
| DD <sub>H</sub>                        | Extended Status/Control Register 2        | ESCR2             | R/W         |                      | 00000100 <sub>B</sub> |
| DE <sub>H</sub>                        | Baud Rate Generator Register 20           | BGR20             | R/W         |                      | 00000000 <sub>B</sub> |
| DF <sub>H</sub>                        | Baud Rate Generator Register 21           | BGR21             | R/W         |                      | 00000000 <sub>B</sub> |
| E0 <sub>H</sub> to EF <sub>H</sub>     | Reserved                                  |                   |             |                      |                       |
| F0 <sub>H</sub> to FF <sub>H</sub>     | External area                             |                   |             |                      |                       |
| 7900 <sub>H</sub> to 7907 <sub>H</sub> | Reserved                                  |                   |             |                      |                       |

(Continued)



# MB90350 Series

| Address                                   | Register                           | Abbrevia-<br>tion | Access | Resource name            | Initial value          |
|---|------------------------------------|-------------------|--------|--------------------------|------------------------|
| 792C <sub>H</sub>                         | Input Capture Register 6           | IPCP6             | R      | Input Capture 6/7        | XXXXXXXX <sub>B</sub>  |
| 792D <sub>H</sub>                         | Input Capture Register 6           | IPCP6             | R      |                          | XXXXXXXX <sub>B</sub>  |
| 792E <sub>H</sub>                         | Input Capture Register 7           | IPCP7             | R      |                          | XXXXXXXX <sub>B</sub>  |
| 792F <sub>H</sub>                         | Input Capture Register 7           | IPCP7             | R      |                          | XXXXXXXX <sub>B</sub>  |
| 7930 <sub>H</sub> to<br>7937 <sub>H</sub> | Reserved                           |                   |        |                          |                        |
| 7938 <sub>H</sub>                         | Output Compare Register 4          | OCCP4             | R/W    | Output Compare 4/5       | XXXXXXXX <sub>B</sub>  |
| 7939 <sub>H</sub>                         | Output Compare Register 4          | OCCP4             | R/W    |                          | XXXXXXXX <sub>B</sub>  |
| 793A <sub>H</sub>                         | Output Compare Register 5          | OCCP5             | R/W    |                          | XXXXXXXX <sub>B</sub>  |
| 793B <sub>H</sub>                         | Output Compare Register 5          | OCCP5             | R/W    |                          | XXXXXXXX <sub>B</sub>  |
| 793C <sub>H</sub>                         | Output Compare Register 6          | OCCP6             | R/W    | Output Compare 6/7       | XXXXXXXX <sub>B</sub>  |
| 793D <sub>H</sub>                         | Output Compare Register 6          | OCCP6             | R/W    |                          | XXXXXXXX <sub>B</sub>  |
| 793E <sub>H</sub>                         | Output Compare Register 7          | OCCP7             | R/W    |                          | XXXXXXXX <sub>B</sub>  |
| 793F <sub>H</sub>                         | Output Compare Register 7          | OCCP7             | R/W    |                          | XXXXXXXX <sub>B</sub>  |
| 7940 <sub>H</sub>                         | Timer Data Register 0              | TCDT0             | R/W    | I/O Timer 0              | 00000000 <sub>B</sub>  |
| 7941 <sub>H</sub>                         | Timer Data Register 0              | TCDT0             | R/W    |                          | 00000000 <sub>B</sub>  |
| 7942 <sub>H</sub>                         | Timer Control Status Register 0    | TCCSL0            | R/W    |                          | 00000000 <sub>B</sub>  |
| 7943 <sub>H</sub>                         | Timer Control Status Register 0    | TCCSH0            | R/W    |                          | 0XXXXXXXX <sub>B</sub> |
| 7944 <sub>H</sub>                         | Timer Data Register 1              | TCDT1             | R/W    | I/O Timer 1              | 00000000 <sub>B</sub>  |
| 7945 <sub>H</sub>                         | Timer Data Register 1              | TCDT1             | R/W    |                          | 00000000 <sub>B</sub>  |
| 7946 <sub>H</sub>                         | Timer Control Status Register 1    | TCCSL1            | R/W    |                          | 00000000 <sub>B</sub>  |
| 7947 <sub>H</sub>                         | Timer Control Status Register 1    | TCCSH1            | R/W    |                          | 0XXXXXXXX <sub>B</sub> |
| 7948 <sub>H</sub>                         | Timer Register 0/Reload Register 0 | TMR0/<br>TMRLR0   | R/W    | 16-bit Reload<br>Timer 0 | XXXXXXXX <sub>B</sub>  |
| 7949 <sub>H</sub>                         |                                    |                   | R/W    |                          |                        |
| 794A <sub>H</sub>                         | Timer Register 1/Reload Register 1 | TMR1/<br>TMRLR1   | R/W    | 16-bit Reload<br>Timer 1 | XXXXXXXX <sub>B</sub>  |
| 794B <sub>H</sub>                         |                                    |                   | R/W    |                          |                        |
| 794C <sub>H</sub>                         | Timer Register 2/Reload Register 2 | TMR2/<br>TMRLR2   | R/W    | 16-bit Reload<br>Timer 2 | XXXXXXXX <sub>B</sub>  |
| 794D <sub>H</sub>                         |                                    |                   | R/W    |                          |                        |
| 794E <sub>H</sub>                         | Timer Register 3/Reload Register 3 | TMR3/<br>TMRLR3   | R/W    | 16-bit Reload<br>Timer 3 | XXXXXXXX <sub>B</sub>  |
| 794F <sub>H</sub>                         |                                    |                   | R/W    |                          |                        |

(Continued)

# MB90350 Series

(Continued)

| Address                                   | Register   | Abbrevia-<br>tion | Access | Resource name                | Initial value         |
|---|--|-------------------|--------|------------------------------|-----------------------|
| 79C2 <sub>H</sub>                         | Setting Prohibited   |                   |        |                              |                       |
| 79C3 <sub>H</sub> to<br>79DF <sub>H</sub> | Reserved   |                   |        |                              |                       |
| 79E0 <sub>H</sub>                         | Detect Address Setting Register 0                          | PADR0             | R/W    | Address Match<br>Detection 0 | XXXXXXXX <sub>B</sub> |
| 79E1 <sub>H</sub>                         | Detect Address Setting Register 0                          | PADR0             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E2 <sub>H</sub>                         | Detect Address Setting Register 0                          | PADR0             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E3 <sub>H</sub>                         | Detect Address Setting Register 1                          | PADR1             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E4 <sub>H</sub>                         | Detect Address Setting Register 1                          | PADR1             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E5 <sub>H</sub>                         | Detect Address Setting Register 1                          | PADR1             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E6 <sub>H</sub>                         | Detect Address Setting Register 2                          | PADR2             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E7 <sub>H</sub>                         | Detect Address Setting Register 2                          | PADR2             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E8 <sub>H</sub>                         | Detect Address Setting Register 2                          | PADR2             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79E9 <sub>H</sub> to<br>79EF <sub>H</sub> | Reserved   |                   |        |                              |                       |
| 79F0 <sub>H</sub>                         | Detect Address Setting Register 3                          | PADR3             | R/W    | Address Match<br>Detection 1 | XXXXXXXX <sub>B</sub> |
| 79F1 <sub>H</sub>                         | Detect Address Setting Register 3                          | PADR3             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F2 <sub>H</sub>                         | Detect Address Setting Register 3                          | PADR3             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F3 <sub>H</sub>                         | Detect Address Setting Register 4                          | PADR4             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F4 <sub>H</sub>                         | Detect Address Setting Register 4                          | PADR4             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F5 <sub>H</sub>                         | Detect Address Setting Register 4                          | PADR4             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F6 <sub>H</sub>                         | Detect Address Setting Register 5                          | PADR5             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F7 <sub>H</sub>                         | Detect Address Setting Register 5                          | PADR5             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F8 <sub>H</sub>                         | Detect Address Setting Register 5                          | PADR5             | R/W    |                              | XXXXXXXX <sub>B</sub> |
| 79F9 <sub>H</sub> to<br>7BFF <sub>H</sub> | Reserved   |                   |        |                              |                       |
| 7C00 <sub>H</sub> to<br>7CFF <sub>H</sub> | Reserved for CAN Interface 1. Refer to “■ CAN CONTROLLERS” |                   |        |                              |                       |
| 7D00 <sub>H</sub> to<br>7DFF <sub>H</sub> | Reserved for CAN Interface 1. Refer to “■ CAN CONTROLLERS” |                   |        |                              |                       |
| 7E00 <sub>H</sub> to<br>7FFF <sub>H</sub> | Reserved   |                   |        |                              |                       |

Notes : • Initial value of “X” represents unknown value.

- Any write access to reserved addresses in I/O map should not be performed. A read access to reserved addresses results reading “X”.

# MB90350 Series

(Continued)

| Address             | Register                              | Abbreviation | Access           | Initial Value         |
|---------------------|---------------------------------------|--------------|------------------|-----------------------|
| <b>CAN1</b>         |                                       |              |                  |                       |
| 007D00 <sub>H</sub> | Control status register               | CSR          | R/W, W<br>R/W, R | 0XXXX0X1 <sub>B</sub> |
| 007D01 <sub>H</sub> |                                       |              |                  | 00XXX000 <sub>B</sub> |
| 007D02 <sub>H</sub> | Last event indicator register         | LEIR         | R/W              | 000X0000 <sub>B</sub> |
| 007D03 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D04 <sub>H</sub> | Receive/transmit error counter        | RTEC         | R                | 00000000 <sub>B</sub> |
| 007D05 <sub>H</sub> |                                       |              |                  | 00000000 <sub>B</sub> |
| 007D06 <sub>H</sub> | Bit timing register                   | BTR          | R/W              | 11111111 <sub>B</sub> |
| 007D07 <sub>H</sub> |                                       |              |                  | X1111111 <sub>B</sub> |
| 007D08 <sub>H</sub> | IDE register                          | IDER         | R/W              | XXXXXXXX <sub>B</sub> |
| 007D09 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D0A <sub>H</sub> | Transmit RTR register                 | TRTRR        | R/W              | 00000000 <sub>B</sub> |
| 007D0B <sub>H</sub> |                                       |              |                  | 00000000 <sub>B</sub> |
| 007D0C <sub>H</sub> | Remote frame receive waiting register | RFWTR        | R/W              | XXXXXXXX <sub>B</sub> |
| 007D0D <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D0E <sub>H</sub> | Transmit interrupt enable register    | TIER         | R/W              | 00000000 <sub>B</sub> |
| 007D0F <sub>H</sub> |                                       |              |                  | 00000000 <sub>B</sub> |
| 007D10 <sub>H</sub> | Acceptance mask select register       | AMSR         | R/W              | XXXXXXXX <sub>B</sub> |
| 007D11 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D12 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D13 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D14 <sub>H</sub> | Acceptance mask register 0            | AMR0         | R/W              | XXXXXXXX <sub>B</sub> |
| 007D15 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D16 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D17 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D18 <sub>H</sub> | Acceptance mask register 1            | AMR1         | R/W              | XXXXXXXX <sub>B</sub> |
| 007D19 <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D1A <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |
| 007D1B <sub>H</sub> |                                       |              |                  | XXXXXXXX <sub>B</sub> |

# MB90350 Series

(Continued)

| Address             | Register       | Abbreviation | Access | Initial Value         |
|---------------------|----------------|--------------|--------|-----------------------|
| <b>CAN1</b>         |                |              |        |                       |
| 007C40 <sub>H</sub> | ID register 8  | IDR8         | R/W    | XXXXXXXX <sub>B</sub> |
| 007C41 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C42 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C43 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C44 <sub>H</sub> | ID register 9  | IDR9         | R/W    | XXXXXXXX <sub>B</sub> |
| 007C45 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C46 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C47 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C48 <sub>H</sub> | ID register 10 | IDR10        | R/W    | XXXXXXXX <sub>B</sub> |
| 007C49 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C4A <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C4B <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C4C <sub>H</sub> | ID register 11 | IDR11        | R/W    | XXXXXXXX <sub>B</sub> |
| 007C4D <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C4E <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C4F <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C50 <sub>H</sub> | ID register 12 | IDR12        | R/W    | XXXXXXXX <sub>B</sub> |
| 007C51 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C52 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C53 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C54 <sub>H</sub> | ID register 13 | IDR13        | R/W    | XXXXXXXX <sub>B</sub> |
| 007C55 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C56 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C57 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C58 <sub>H</sub> | ID register 14 | IDR14        | R/W    | XXXXXXXX <sub>B</sub> |
| 007C59 <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C5A <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C5B <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C5C <sub>H</sub> | ID register 15 | IDR15        | R/W    | XXXXXXXX <sub>B</sub> |
| 007C5D <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C5E <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |
| 007C5F <sub>H</sub> |                |              |        | XXXXXXXX <sub>B</sub> |

# MB90350 Series

## ■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER


| Interrupt cause               | EI <sup>2</sup> OS corresponding | DMA ch number | Interrupt vector |                     | Interrupt control register |                     |
|-------------------------------|----------------------------------|---------------|------------------|---------------------|----------------------------|---------------------|
|                               |                                  |               | Number           | Address             | Number                     | Address             |
| Reset                         | N                                | —             | #08              | FFFFDC <sub>H</sub> | —                          | —                   |
| INT9 instruction              | N                                | —             | #09              | FFFFD8 <sub>H</sub> | —                          | —                   |
| Exception                     | N                                | —             | #10              | FFFFD4 <sub>H</sub> | —                          | —                   |
| Reserved                      | N                                | —             | #11              | FFFFD0 <sub>H</sub> | ICR00                      | 0000B0 <sub>H</sub> |
| Reserved                      | N                                | —             | #12              | FFFFCC <sub>H</sub> |                            |                     |
| CAN 1 RX / Input Capture 6    | Y1                               | —             | #13              | FFFFC8 <sub>H</sub> | ICR01                      | 0000B1 <sub>H</sub> |
| CAN 1 TX/NS / Input Capture 7 | Y1                               | —             | #14              | FFFFC4 <sub>H</sub> |                            |                     |
| I <sup>2</sup> C              | N                                | —             | #15              | FFFFC0 <sub>H</sub> | ICR02                      | 0000B2 <sub>H</sub> |
| Reserved                      | N                                | —             | #16              | FFFFBC <sub>H</sub> |                            |                     |
| 16-bit Reload Timer 0         | Y1                               | 0             | #17              | FFFFB8 <sub>H</sub> | ICR03                      | 0000B3 <sub>H</sub> |
| 16-bit Reload Timer 1         | Y1                               | 1             | #18              | FFFFB4 <sub>H</sub> |                            |                     |
| 16-bit Reload Timer 2         | Y1                               | 2             | #19              | FFFFB0 <sub>H</sub> | ICR04                      | 0000B4 <sub>H</sub> |
| 16-bit Reload Timer 3         | Y1                               | —             | #20              | FFFFAC <sub>H</sub> |                            |                     |
| PPG 4/5                       | N                                | —             | #21              | FFFFA8 <sub>H</sub> | ICR05                      | 0000B5 <sub>H</sub> |
| PPG 6/7                       | N                                | —             | #22              | FFFFA4 <sub>H</sub> |                            |                     |
| PPG 8/9/C/D                   | N                                | —             | #23              | FFFFA0 <sub>H</sub> | ICR06                      | 0000B6 <sub>H</sub> |
| PPG A/B/E/F                   | N                                | —             | #24              | FFFF9C <sub>H</sub> |                            |                     |
| Timebase Timer                | N                                | —             | #25              | FFFF98 <sub>H</sub> | ICR07                      | 0000B7 <sub>H</sub> |
| External Interrupt 8 to 11    | Y1                               | 3             | #26              | FFFF94 <sub>H</sub> |                            |                     |
| Watch Timer                   | N                                | —             | #27              | FFFF90 <sub>H</sub> | ICR08                      | 0000B8 <sub>H</sub> |
| External Interrupt 12 to 15   | Y1                               | 4             | #28              | FFFF8C <sub>H</sub> |                            |                     |
| A/D Converter                 | Y1                               | 5             | #29              | FFFF88 <sub>H</sub> | ICR09                      | 0000B9 <sub>H</sub> |
| I/O Timer 0 / I/O Timer 1     | N                                | —             | #30              | FFFF84 <sub>H</sub> |                            |                     |
| Input Capture 4/5             | Y1                               | 6             | #31              | FFFF80 <sub>H</sub> | ICR10                      | 0000BA <sub>H</sub> |
| Output Compare 4/5            | Y1                               | 7             | #32              | FFFF7C <sub>H</sub> |                            |                     |
| Input Capture 0/1             | Y1                               | 8             | #33              | FFFF78 <sub>H</sub> | ICR11                      | 0000BB <sub>H</sub> |
| Output Compare 6/7            | Y1                               | 9             | #34              | FFFF74 <sub>H</sub> |                            |                     |
| Reserved                      | N                                | 10            | #35              | FFFF70 <sub>H</sub> | ICR12                      | 0000BC <sub>H</sub> |
| Reserved                      | N                                | 11            | #36              | FFFF6C <sub>H</sub> |                            |                     |
| UART 3 RX                     | Y2                               | 12            | #37              | FFFF68 <sub>H</sub> | ICR13                      | 0000BD <sub>H</sub> |
| UART 3 TX                     | Y1                               | 13            | #38              | FFFF64 <sub>H</sub> |                            |                     |

(Continued)

(Continued)

- \*1: This parameter is based on  $V_{SS} = AV_{SS} = 0\text{ V}$
- \*2: Set  $AV_{CC}$  and  $V_{CC}$  to the same voltage. Make sure that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.
- \*3:  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3\text{ V}$ .  $V_I$  should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating.
- \*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67
- \*5:
  - Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56 (for evaluation device : P50 to P55) , P60 to P67
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the +B input pin open.
  - Sample recommended circuits:

- Input/output equivalent circuits



\*6 : If used exceeding  $T_A = +105\text{ }^{\circ}\text{C}$ , be sure to contact Fujitsu for reliability limitations.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 3. DC Characteristics

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 16\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(Device other than above:  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

| Parameter   | Symbol    | Pin                              | Condition  | Value          |     |                | Unit | Remarks  |
|---|-----------|----------------------------------|--|----------------|-----|----------------|------|--|
|   |           |                                  |  | Min            | Typ | Max            |      |  |
| Input H voltage<br>(At $V_{CC} = 5\text{ V} \pm 10\%$ ) | $V_{IHS}$ | —                                | —  | $0.8 V_{CC}$   | —   | $V_{CC} + 0.3$ | V    | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) |
|   | $V_{IHA}$ | —                                | —  | $0.8 V_{CC}$   | —   | $V_{CC} + 0.3$ | V    | Pin inputs if AUTOMOTIVE input levels are selected                                       |
|   | $V_{IHT}$ | —                                | —  | 2.0            | —   | $V_{CC} + 0.3$ | V    | Pin inputs if TTL input levels are selected  |
|   | $V_{IHS}$ | —                                | —  | $0.7 V_{CC}$   | —   | $V_{CC} + 0.3$ | V    | P12, P15, P50 inputs if CMOS input levels are selected                                   |
|   | $V_{IHI}$ | —                                | —  | $0.7 V_{CC}$   | —   | $V_{CC} + 0.3$ | V    | P44, P45 inputs if CMOS hysteresis input levels are selected                             |
|   | $V_{IHR}$ | —                                | —  | $0.8 V_{CC}$   | —   | $V_{CC} + 0.3$ | V    | $\overline{RST}$ input pin (CMOS hysteresis)   |
|   | $V_{IHM}$ | —                                | —  | $V_{CC} - 0.3$ | —   | $V_{CC} + 0.3$ | V    | MD input pin   |
| Input L voltage<br>(At $V_{CC} = 5\text{ V} \pm 10\%$ ) | $V_{ILS}$ | —                                | —  | $V_{SS} - 0.3$ | —   | $0.2 V_{CC}$   | V    | Pin inputs if CMOS hysteresis input levels are selected (except P12, P15, P44, P45, P50) |
|   | $V_{ILA}$ | —                                | —  | $V_{SS} - 0.3$ | —   | $0.5 V_{CC}$   | V    | Pin inputs if AUTOMOTIVE input levels are selected                                       |
|   | $V_{ILT}$ | —                                | —  | $V_{SS} - 0.3$ | —   | 0.8            | V    | Pin inputs if TTL input levels are selected  |
|   | $V_{ILS}$ | —                                | —  | $V_{SS} - 0.3$ | —   | $0.3 V_{CC}$   | V    | P12, P15, P50 inputs if CMOS input levels are selected                                   |
|   | $V_{ILI}$ | —                                | —  | $V_{SS} - 0.3$ | —   | $0.3 V_{CC}$   | V    | P44, P45 inputs if CMOS hysteresis input levels are selected                             |
|   | $V_{ILR}$ | —                                | —  | $V_{SS} - 0.3$ | —   | $0.2 V_{CC}$   | V    | $\overline{RST}$ input pin (CMOS hysteresis)   |
|   | $V_{ILM}$ | —                                | —  | $V_{SS} - 0.3$ | —   | $V_{SS} + 0.3$ | V    | MD input pin   |
| Output H voltage  | $V_{OH}$  | Normal outputs                   | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OH} = -4.0\text{ mA}$ | $V_{CC} - 0.5$ | —   | —              | V    |  |
| Output H voltage  | $V_{OHI}$ | I <sup>2</sup> C current outputs | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OH} = -3.0\text{ mA}$ | $V_{CC} - 0.5$ | —   | —              | V    |  |

(Continued)

# MB90350 Series

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(MB90F352(S)/MB90F351(S):  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 16\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

(Device other than above:  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

| Parameter            | Sym-<br>bol          | Pin   | Condition   | Value |     |     | Unit | Remarks  |
|----------------------|----------------------|---|---|-------|-----|-----|------|--|
|                      |                      |   |   | Min   | Typ | Max |      |  |
| Output L voltage     | V <sub>OL</sub>      | Normal outputs  | V <sub>CC</sub> = 4.5 V,<br>I <sub>OL</sub> = 4.0 mA  | —     | —   | 0.4 | V    |  |
| Output L voltage     | V <sub>OLI</sub>     | I <sup>2</sup> C current outputs                                | V <sub>CC</sub> = 4.5 V,<br>I <sub>OL</sub> = 3.0 mA  | —     | —   | 0.4 | V    |  |
| Input leak current   | I <sub>IL</sub>      | —   | V <sub>CC</sub> = 5.5 V,<br>V <sub>SS</sub> <V <sub>I</sub> <V <sub>CC</sub>  | – 1   | —   | 1   | μA   |  |
| Pull-up resistance   | R <sub>UP</sub>      | P00 to P07,<br>P10 to P17,<br>P20 to P25,<br>P30 to P37,<br>RST | —   | 25    | 50  | 100 | kΩ   |  |
| Pull-down resistance | R <sub>DOWN</sub>    | MD2   | —   | 25    | 50  | 100 | kΩ   | Except Flash memory devices  |
| Power supply current | I <sub>CC</sub>      | V <sub>CC</sub>   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency : 24 MHz,<br>At normal operation.  | —     | 48  | 60  | mA   |  |
|                      |                      |   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency : 24 MHz,<br>At writing FLASH memory.  | —     | 53  | 65  | mA   | Flash memory devices   |
|                      |                      |   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency : 24 MHz,<br>At erasing FLASH memory.  | —     | 58  | 70  | mA   | Flash memory devices   |
|                      | I <sub>CCS</sub>     |   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency : 24 MHz,<br>At Sleep mode.  | —     | 25  | 35  | mA   |  |
|                      | I <sub>CTS</sub>     |   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency : 2 MHz,<br>At Main Timer mode   | —     | 0.3 | 0.8 | mA   | Devices without “T”-suffix   |
|                      |                      |   |   | —     | 0.4 | 1.0 | mA   | Devices with “T”-suffix  |
|                      | I <sub>CTSPLL6</sub> |   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency : 24 MHz,<br>At PLL Timer mode,<br>external frequency = 4 MHz  | —     | 4   | 7   | mA   |  |
|                      | I <sub>CCL</sub>     |   | V <sub>CC</sub> = 5.0 V,<br>Internal frequency: 8 kHz,<br>During stopping clock monitor function,<br>At sub clock operation<br>T <sub>A</sub> = +25°C | —     | 70  | 140 | μA   | MB90F351<br>MB90F352<br>MB90F351A<br>MB90F352A<br>MB90F356A<br>MB90F357A<br>MB90351A<br>MB90352A<br>MB90356A<br>MB90357A |

(Continued)



## (5) Bus Timing (Read)

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

| Parameter  | Symbol     | Pin                                       | Condition | Value                   |                         | Unit | Remarks |
|--|------------|---|-----------|-------------------------|-------------------------|------|---------|
|  |            |   |           | Min                     | Max                     |      |         |
| ALE pulse width  | $t_{LHLL}$ | ALE                                       | —         | $t_{CP}/2 - 10$         | —                       | ns   |         |
| Valid address $\Rightarrow$ ALE $\downarrow$ time          | $t_{AVLL}$ | ALE, A21 to A16, AD15 to AD00             |           | $t_{CP}/2 - 20$         | —                       | ns   |         |
| ALE $\downarrow \Rightarrow$ Address valid time            | $t_{LLAX}$ | ALE, AD15 to AD00                         |           | $t_{CP}/2 - 15$         | —                       | ns   |         |
| Valid address $\Rightarrow \overline{RD} \downarrow$ time  | $t_{AVRL}$ | A21 to A16, AD15 to AD00, $\overline{RD}$ |           | $t_{CP} - 15$           | —                       | ns   |         |
| Valid address $\Rightarrow$ Valid data input               | $t_{AVDV}$ | A21 to A16, AD15 to AD00                  |           | —                       | $5 t_{CP}/2 - 60$       | ns   |         |
| $\overline{RD}$ pulse width                                | $t_{RLRH}$ | $\overline{RD}$                           |           | $(n^*+3/2) t_{CP} - 20$ | —                       | ns   |         |
| $\overline{RD} \downarrow \Rightarrow$ Valid data input    | $t_{RLDV}$ | $\overline{RD}$ , AD15 to AD00            |           | —                       | $(n^*+3/2) t_{CP} - 50$ | ns   |         |
| $\overline{RD} \uparrow \Rightarrow$ Data hold time        | $t_{RHDX}$ | $\overline{RD}$ , AD15 to AD00            |           | 0                       | —                       | ns   |         |
| $\overline{RD} \uparrow \Rightarrow$ ALE $\uparrow$ time   | $t_{RHLH}$ | $\overline{RD}$ , ALE                     |           | $t_{CP}/2 - 15$         | —                       | ns   |         |
| $\overline{RD} \uparrow \Rightarrow$ Address valid time    | $t_{RHAX}$ | $\overline{RD}$ , A21 to A16              |           | $t_{CP}/2 - 10$         | —                       | ns   |         |
| Valid address $\Rightarrow$ CLK $\uparrow$ time            | $t_{AVCH}$ | A21 to A16, AD15 to AD00, CLK             |           | $t_{CP}/2 - 16$         | —                       | ns   |         |
| $\overline{RD} \downarrow \Rightarrow$ CLK $\uparrow$ time | $t_{RLCH}$ | $\overline{RD}$ , CLK                     |           | $t_{CP}/2 - 15$         | —                       | ns   |         |
| ALE $\downarrow \Rightarrow \overline{RD} \downarrow$ time | $t_{LLRL}$ | ALE, $\overline{RD}$                      |           | $t_{CP}/2 - 15$         | —                       | ns   |         |

\* : n: number of ready cycles


# MB90350 Series

## (7) Ready Input Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

| Parameter       | Sym-<br>bol | Pin | Condition | Value |     | Units | Remarks                  |
|-----------------|-------------|-----|-----------|-------|-----|-------|--------------------------|
|                 |             |     |           | Min   | Max |       |                          |
| RDY set-up time | $t_{RYHS}$  | RDY | —         | 45    | —   | ns    | $f_{CP} = 16\text{ MHz}$ |
|                 |             |     |           | 32    | —   | ns    | $f_{CP} = 24\text{ MHz}$ |
| RDY hold time   | $t_{RYHH}$  | RDY |           | 0     | —   | ns    |                          |

Note : If the RDY set-up time is insufficient, use the auto-ready function.




## (8) Hold Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $f_{CP} \leq 24\text{ MHz}$ )

| Parameter  | Symbol     | Pin                     | Condition | Value    |            | Units | Remarks |
|--|------------|-------------------------|-----------|----------|------------|-------|---------|
|  |            |                         |           | Min      | Max        |       |         |
| Pin floating $\Rightarrow \overline{\text{HAK}} \downarrow$ time   | $t_{XHAL}$ | $\overline{\text{HAK}}$ | —         | 30       | $t_{CP}$   | ns    |         |
| $\overline{\text{HAK}} \uparrow$ time $\Rightarrow$ Pin valid time | $t_{HAHV}$ | $\overline{\text{HAK}}$ |           | $t_{CP}$ | $2 t_{CP}$ | ns    |         |



Note : There is more than 1 machine cycle from when HRQ pin reads in until the  $\overline{\text{HAK}}$  is changed.



- Flash memory device

- Relation between External impedance and minimum sampling time



(MB90F352(S), MB90F351A(S), MB90F352A(S), MB90F351TA(S), MB90F352TA(S), MB90F356A(S), MB90F357A(S), MB90F356TA(S), MB90F357TA(S))



- MASK ROM device

- Relation between External impedance and minimum sampling time



(MB90V340A-101/102/103/104, MB90351A(S), MB90352A(S), MB90351TA(S), MB90352TA(S), MB90356A(S), MB90357A(S), MB90356TA(S), MB90357TA(S))



- About the error

Values of relative errors grow larger, as  $|AV_{RH} - AV_{SS}|$  becomes smaller.

(Continued)



$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} [\text{LSB}]$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB} [\text{LSB}]$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} [\text{V}]$$

N : A/D converter digital output value

$V_{OT}$  : Voltage at which digital output transits from "000H" to "001H."

$V_{FST}$  : Voltage at which digital output transits from "3FEH" to "3FFH."