#### NXP USA Inc. - MK10DX64VLH5 Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product StatusActiveCore ProcessorARM® Cortex®-M4Core Size32-Bit Single-CoreSpeed50MHzConnectivityi²C, IrDA, SPI, UART/USARTPeripheralsDMA, I²S, LVD, POR, PWM, WDTNumber of I/O44Program Memory Size64KB (64K x 8)Program Memory TypeFLASHEEPROM Size2K x 8
Core Size32-Bit Single-CoreSpeed50MHzConnectivityI²C, IrDA, SPI, UART/USARTPeripheralsDMA, I²S, LVD, POR, PWM, WDTNumber of I/O44Program Memory Size64KB (64K x 8)Program Memory TypeFLASH
Speed50MHzConnectivityI²C, IrDA, SPI, UART/USARTPeripheralsDMA, I²S, LVD, POR, PWM, WDTNumber of I/O44Program Memory Size64KB (64K x 8)Program Memory TypeFLASH
ConnectivityI²C, IrDA, SPI, UART/USARTPeripheralsDMA, I²S, LVD, POR, PWM, WDTNumber of I/O44Program Memory Size64KB (64K x 8)Program Memory TypeFLASH
Peripherals     DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT       Number of I/O     44       Program Memory Size     64KB (64K × 8)       Program Memory Type     FLASH
Number of I/O44Program Memory Size64KB (64K x 8)Program Memory TypeFLASH
Program Memory Size     64KB (64K × 8)       Program Memory Type     FLASH
Program Memory Type FLASH
EEPROM Size 2K x 8
RAM Size 16K x 8
Voltage - Supply (Vcc/Vdd)1.71V ~ 3.6V
Data Converters A/D 19x16b
Oscillator Type Internal
Operating Temperature -40°C ~ 105°C (TA)
Mounting Type Surface Mount
Mounting Type     Surface Mount       Package / Case     64-LQFP

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Terminology and guidelines

Field	Description	Values
FFF	Program flash memory size	<ul> <li>32 = 32 KB</li> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> <li>1M0 = 1 MB</li> </ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>FT = 48 QFN (7 mm x 7 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LK = 80 LQFP (12 mm x 12 mm)</li> <li>MB = 81 MAPBGA (8 mm x 8 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>ML = 104 MAPBGA (8 mm x 8 mm)</li> <li>LL = 104 MAPBGA (8 mm x 8 mm)</li> <li>MC = 121 MAPBGA (8 mm x 8 mm)</li> <li>LQ = 144 LQFP (20 mm x 20 mm)</li> <li>MD = 144 MAPBGA (13 mm x 13 mm)</li> <li>MJ = 256 MAPBGA (17 mm x 17 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> </ul>
Ν	Packaging type	<ul> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>

### 2.4 Example

This is an example part number:

MK10DN128VLH5

# 3 Terminology and guidelines

### 3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

## 3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

### 3.4.1 Example

This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

# 3.5 Result of exceeding a rating



# 4 Ratings

# 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

### 4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V

Table continues on the next page...

#### General

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
$V_{LVW1H}$	Level 1 falling (LVWV=00)	2.62	2.70	2.78	v	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	v	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	v	
$V_{LVW4H}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	Level 2 falling (LVWV=01)	1.84	1.90	1.96	v	
V <sub>LVW3L</sub>	Level 3 falling (LVWV=10)	1.94	2.00	2.06	v	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	-	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

### Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

1. Rising thresholds are falling threshold + hysteresis voltage

### Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	● @40 to 25°C	—	0.176	0.859	μA	
	• @ 70°C	—	2.2	13.1	μA	
	• @ 105°C	_	13	23.9	μA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V					
	<ul> <li>@ -40 to 25°C</li> </ul>		0.19	0.22	μA	
	• @ 70°C		0.49	0.64	μA	
	• @ 105°C	_	2.2	3.2	μA	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers					9
	• @ 1.8V					
	• @ -40 to 25°C		0.57	0.67	μA	
	• @ 70°C	_	0.90	1.2	μA	
	• @ 105°C		2.4	3.5	μA	
	• @ 3.0V			0.0	P/ 1	
	<ul> <li>@ -40 to 25°C</li> </ul>	_	0.67	0.94	μA	
	• @ 70°C	_	1.0	1.4	μA	
	• @ 105°C	_	2.7	3.9	μA	

#### Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. 50MHz core and system clock, 25MHz bus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 50MHz core and system clock, 25MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
- 4. Max values are measured with CPU executing DSP instructions
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz flash clock. MCG configured for FEI mode.
- 6. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL






Figure 3. VLPR mode supply current vs. core frequency

### 5.2.6 EMC radiated emissions operating behaviors Table 7. EMC radiated emissions operating behaviors for 64LQFP

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	19	dBµV	1,2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	21	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	19	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	11	dBµV	
V <sub>RE_IEC</sub>	IEC level	0.15–1000	L	_	2, 3

 Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported

## 6.1.1 JTAG electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	TCLK frequency of operation			MHz
	• JTAG		10	
	• CJTAG	—	5	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	• JTAG	100	_	ns
	• CJTAG	200	—	ns
				ns
J4	TCLK rise and fall times	—	1	ns
J5	TMS input data setup time to TCLK rise <ul> <li>JTAG</li> </ul>	53	_	ns
	• CJTAG	112	—	
J6	TDI input data setup time to TCLK rise	8	—	ns
J7	TMS input data hold time after TCLK rise • JTAG	3.4	_	ns
	• CJTAG	3.4	—	
J8	TDI input data hold time after TCLK rise	3.4	_	ns
J9	TCLK low to TMS data valid • JTAG	_	48	ns
	• CJTAG	—	85	
J10	TCLK low to TDO data valid	—	48	ns
J11	Output data hold/invalid time after clock edge <sup>1</sup>		3	ns

Table 12. JTAG voltage range electricals

1. They are common for JTAG and CJTAG. Input transition = 1 ns and Output load = 50pf




Figure 4. Test clock input timing

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J <sub>acc_pll</sub>	PLL accumulated jitter over 1µs (RMS)					8
	• f <sub>vco</sub> = 48 MHz	—	1350	—	ps	
	• f <sub>vco</sub> = 100 MHz	_	600	_	ps	
D <sub>lock</sub>	Lock entry frequency tolerance	± 1.49		± 2.98	%	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47		± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time			150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	9

Table 13. MCG specifications (continued)

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).

2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.

 The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco\_t</sub>) over voltage and temperature should be considered.

4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.

5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.

6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

7. Excludes any oscillator currents that are also consuming power while PLL is in operation.

8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.

 This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

#### 6.3.2.1 Oscillator DC electrical specifications Table 14. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	—	3.6	V	
IDDOSC	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	—	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	—	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	—	1.5	_	mA	

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	—	25	_	μA	
	• 4 MHz	—	400	_	μΑ	
	• 8 MHz (RANGE=01)	—	500	—	μA	
	• 16 MHz	—	2.5	—	mA	
	• 24 MHz	—	3	_	mA	
	• 32 MHz	—	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_				2, 3
Cy	XTAL load capacitance					2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	MΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	MΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	—	1		MΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	—	_		kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	—	200		kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	—	_		kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

### Table 14. Oscillator DC electrical specifications (continued)

1.  $V_{DD}$ =3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3.  $C_x, C_y$  can be provided by using either the integrated capacitors or by using external components.

4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.

### 6.4.1.2 Flash timing specifications — commands Table 19. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					
t <sub>rd1blk32k</sub>	• 32 KB data flash	—	—	0.5	ms	
t <sub>rd1blk128k</sub>	128 KB program flash	—		1.7	ms	
t <sub>rd1sec1k</sub>	Read 1s Section execution time (flash sector)	—		60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	
	Erase Flash Block execution time					2
t <sub>ersblk32k</sub>	• 32 KB data flash	_	55	465	ms	
t <sub>ersblk128k</sub>	<ul> <li>128 KB program flash</li> </ul>	_	61	495	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time		14	114	ms	2
	Program Section execution time					
t <sub>pgmsec512</sub>	• 512 B flash	—	4.7	_	ms	
t <sub>pgmsec1k</sub>	• 1 KB flash	—	9.3	_	ms	
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_		1.8	ms	
t <sub>rdonce</sub>	Read Once execution time			25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65		μs	
t <sub>ersall</sub>	Erase All Blocks execution time	—	115	1000	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	—	30	μs	1
	Program Partition for EEPROM execution time					
t <sub>pgmpart32k</sub>	• 32 KB FlexNVM	—	70		ms	
	Set FlexRAM Function execution time:					
t <sub>setramff</sub>	Control Code 0xFF	_	50	_	μs	
t <sub>setram8k</sub>	8 KB EEPROM backup	_	0.3	0.5	ms	
t <sub>setram32k</sub>	32 KB EEPROM backup	_	0.7	1.0	ms	
	Byte-write to FlexRAM	for EEPROM	l operation			
t <sub>eewr8bers</sub>	Byte-write to erased FlexRAM location execution time		175	260	μs	3
	Byte-write to FlexRAM execution time:					
t <sub>eewr8b8k</sub>	8 KB EEPROM backup	_	340	1700	μs	
t <sub>eewr8b16k</sub>	16 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr8b32k</sub>	32 KB EEPROM backup	_	475	2000	μs	

Table continues on the next page ...

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Word-write to FlexRAM	for EEPRON	A operation			
t <sub>eewr16bers</sub>	Word-write to erased FlexRAM location execution time	_	175	260	μs	
	Word-write to FlexRAM execution time:					
t <sub>eewr16b8k</sub>	8 KB EEPROM backup	_	340	1700	μs	
t <sub>eewr16b16k</sub>	16 KB EEPROM backup	_	385	1800	μs	
t <sub>eewr16b32k</sub>	32 KB EEPROM backup	_	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	ו		
t <sub>eewr32bers</sub>	Longword-write to erased FlexRAM location execution time	_	360	540	μs	
	Longword-write to FlexRAM execution time:					
t <sub>eewr32b8k</sub>	8 KB EEPROM backup	_	545	1950	μs	
t <sub>eewr32b16k</sub>	16 KB EEPROM backup	_	630	2050	μs	
t <sub>eewr32b32k</sub>	32 KB EEPROM backup	_	810	2250	μs	

#### Table 19. Flash command timing specifications (continued)

1. Assumes 25MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

### 6.4.1.3 Flash high voltage current behaviors Table 20. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation		2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 6.4.1.4 Reliability specifications


#### Table 21. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes				
	Program Flash									
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years					
t <sub>nvmretp1k</sub>	1k Data retention after up to 1 K cycles		100	_	years					
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2				
	Data	Flash								
t <sub>nvmretd10k</sub>	Data retention after up to 10 K cycles	5	50	_	years					

Table continues on the next page ...

Num	Description	Min.	Max.	Unit
EP1	EZP_CK frequency of operation (all commands except READ)	_	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)		f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to $\overline{\text{EZP}_{CS}}$ input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	—	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	—	ns
EP7	EZP_CK low to EZP_Q output valid	_	17	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0		ns
EP9	EZP_CS negation to EZP_Q tri-state		12	ns







### 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

### 6.6 Analog

### 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 23 and Table 24 are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	Absolute	1.71		3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	V <sub>DDA</sub>	V <sub>DDA</sub>	V	
V <sub>REFL</sub>	Reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage		V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
C <sub>ADIN</sub>	Input	16 bit modes	_	8	10	pF	
	capacitance	8/10/12 bit modes	_	4	5		
R <sub>ADIN</sub>	Input resistance			2	5	kΩ	
R <sub>AS</sub>	Analog source resistance	13/12 bit modes f <sub>ADCK</sub> < 4MHz		_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13 bit modes	1.0		18.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16 bit modes	2.0		12.0	MHz	4
C <sub>rate</sub>	ADC conversion	≤ 13 bit modes					5
	rate	No ADC hardware averaging	20.000	—	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					

### 6.6.1.1 16-bit ADC operating conditions Table 23. 16-bit ADC operating conditions

Table continues on the next page...

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	ADC conversion	16 bit modes					5
	rate	No ADC hardware averaging	37.037	—	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

Table 23. 16-bit ADC operating conditions (continued)

- Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has <8  $\Omega$  analog source resistance. The R<sub>AS</sub>/ C<sub>AS</sub> time constant should be kept to <1ns.
- 4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: http://cache.freescale.com/ files/soft\_dev\_tools/software/app\_software/converters/ADC\_CALCULATOR\_CNV.zip?fpsp=1




Figure 10. ADC input impedance equivalency diagram

### 6.6.1.2 16-bit ADC electrical characteristics Table 24. 16-bit ADC characteristics (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SSA</sub>)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	—	1.7	mA	3

Table continues on the next page ...

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
SFDR	Spurious free dynamic range	<ul><li>16 bit differential mode</li><li>Avg=32</li><li>16 bit single-ended mode</li></ul>	82 78	95 90	_	dB dB	7
E <sub>IL</sub>	Input leakage error	• Avg=32	In × R <sub>AS</sub>			mV	I <sub>In</sub> = leakage
							current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	-40°C to 105°C	_	1.715	_	mV/°C	
V <sub>TEMP25</sub>	Temp sensor voltage	25°C	—	719	_	mV	

### Table 24. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 

Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25°C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit should be set, the HSC bit should be clear with 1MHz ADC conversion clock speed.

- 4. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock <16MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock <12MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock <12MHz.

Peripheral operating requirements and behaviors




Figure 13. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output — factory trim	1.1584	—	1.2376	V	
V <sub>out</sub>	Voltage reference output — user trim	1.193	_	1.197	V	
V <sub>step</sub>	Voltage reference trim step	_	0.5	—	mV	
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	—	80	mV	
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	1
I <sub>Ip</sub>	Low-power buffer current	_	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	—	1	mA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA		200	_		
T <sub>stup</sub>	Buffer startup time	—		100	μs	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	—	mV	1

#### Table 27. VREF full-range operating behaviors (continued)

1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

### Table 28. VREF limited-range operating requirements

Symbo	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	50	°C	

### Table 29. VREF limited-range operating behaviors

	Symbol	Description	Min.	Max.	Unit	Notes
ſ	V <sub>out</sub>	Voltage reference output with factory trim	1.173	1.225	V	

# 6.7 Timers

See General switching specifications.

### 6.8 Communication interfaces




Figure 18. DSPI classic SPI timing — slave mode

## 6.8.3 I<sup>2</sup>C switching specifications

See General switching specifications.

### 6.8.4 UART switching specifications

See General switching specifications.

### 6.8.5 I2S/SAI Switching Specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	10	-	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	-	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	29	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	-	ns
S17	I2S_RXD setup before I2S_RX_BCLK	10	-	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	21	ns

### Table 35. I2S/SAI slave mode timing

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 20. I2S/SAI timing — slave modes

# 6.8.5.2 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

# 7 Dimensions

# 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to http://www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
64-pin LQFP	98ASS23234W
64-pin MAPBGA	98ASA00420D

# 8 Pinout

# 8.1 K10 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

64 Map Bga	64 LQFP	Pin Name	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
A1	1	PTE0	DISABLED		PTE0		UART1_TX				RTC_CLKOUT	
B1	2	PTE1/ LLWU_P0	DISABLED		PTE1/ LLWU_P0		UART1_RX					
C5	3	VDD	VDD	VDD								
C4	4	VSS	VSS	VSS								
E1	5	PTE16	ADC0_SE4a	ADC0_SE4a	PTE16	SPI0_PCS0	UART2_TX	FTM_CLKIN0		FTM0_FLT3		
D1	6	PTE17	ADC0_SE5a	ADC0_SE5a	PTE17	SPI0_SCK	UART2_RX	FTM_CLKIN1		LPTMR0_ ALT3		
E2	7	PTE18	ADC0_SE6a	ADC0_SE6a	PTE18	SPI0_SOUT	UART2_CTS_ b	I2C0_SDA				
D2	8	PTE19	ADC0_SE7a	ADC0_SE7a	PTE19	SPI0_SIN	UART2_RTS_ b	I2C0_SCL				
G1	9	ADC0_DP0	ADC0_DP0	ADC0_DP0								
F1	10	ADC0_DM0	ADC0_DM0	ADC0_DM0								
G2	11	ADC0_DP3	ADC0_DP3	ADC0_DP3								