Microchip Technology - PIC16F737T-I/SO Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f737t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.1 Status Register

The Status register contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as $000u \ uluu$ (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any Status bits, see Section 16.0 "Instruction Set Summary".

Note 1: The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 2-1: STATUS: ARITHMETIC STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

11/00-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7							bit 0
IRP: Regis	ter Bank Sele	ct bit (used f	or indirect ac	ddressing)			
0 = Bank 0	, 1 (00h-FFh)	,					
RP1:RP0:	Register Banl	Select bits	used for dire	ect addressi	ng)		
11 = Bank 10 = Bank 01 = Bank 00 = Bank Each bank	3 (180h-1FFr 2 (100h-17Fh 1 (80h-FFh) 0 (00h-7Fh) is 128 bytes.	ı)))					
TO: Time-c	out bit						
1 = After p 0 = A WDT	ower-up, CLR	WDT instructio	ON OF SLEEP	instruction			
PD: Power	-Down bit						
1 = After p 0 = By exe	ower-up or by cution of the s	the CLRWDT	instruction ction				
Z: Zero bit							
1 = The re: 0 = The re:	sult of an arith sult of an arith	imetic or logi imetic or logi	c operation is c operation is	s zero s not zero			
DC: Digit C	arry/borrow b	it (addwf, ai	DLW, SUBI	LW, SUBWF	instruction	s)	
1 = A carry 0 = No car	v-out from the ry-out from the	4th low-orde e 4th low-ord	r bit of the re er bit of the i	esult occurre result	ed		
C: Carry/bo	orrow bit (ADD	WF, ADDLW	, SUBLW, S	SUBWF instr	uctions)		
1 = A carry 0 = No car	ry-out from the	Most Signific e Most Signif	ant bit of the	e result occu ne result occ	urred curred		
Note:	For borrow, two's comple	the polarity	is reversed second oper	. A subtract and. For rot	ction is exe ate (RRF,	ecuted by RLF) instru	adding the ictions, this

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

NOTES:

REGISTER 8-1:	T2CON:	TIMER2 C		REGISTER	(ADDRESS	5 12h)							
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0					
	bit 7							bit 0					
bit 7	Unimpler	nented: Rea	id as '0'										
bit 6-3	TOUTPS	OUTPS3:TOUTPS0: Timer2 Output Postscale Select bits											
	0000 = 1: 0001 = 1: 0010 = 1:	1 Postscale 2 Postscale 3 Postscale											
	•												
	•												
	1111 = 1:	16 Postscale	e										
bit 2	TMR2ON	: Timer2 On	bit										
	1 = Timer 0 = Timer	2 is on 2 is off											
bit 1-0	T2CKPS1	I:T2CKPS0:	Timer2 Cloc	k Prescale S	Select bits								
	00 = Pres 01 = Pres	scaler is 1 scaler is 4											
	1X = F168	000101 15 10											
	Legend:												

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	on: BOR	Valu all c Res	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 M	rimer2 Module Register								0000	0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 P	eriod Regis	ter						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

10.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP enable bit, SSPEN (SSPCON<5>).

The SSPCON register allows control of the l^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following l^2C modes to be selected:

- I²C Master mode, clock = Oscillator/4 (SSPADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I^2C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

10.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

To ensure proper communication of the l^2C Slave mode, the TRIS bits (TRISx [SDA, SCL]) corresponding to the l^2C pins must be set to '1'. If any TRIS bits (TRISx<7:0>) of the port containing the l^2C pins (PORTx [SDA, SCL]) are changed in software, during l^2C communication using a Read-Modify-Write instruction (BSF, BCF), then the l^2C mode may stop functioning properly and l^2C communication may suspend. Do not change any of the TRISx bits (TRIS bits of the port containing the l^2C pins) using the instruction BSF or BCF during l^2C communication. If it is absolutely necessary to change the TRISx bits during communication, the following method can be used:

```
      MOVF
      TRISC, W
      ; Example for a 40-pin part such as the PIC16F877A

      IORLW
      0x18
      ; Ensures <4:3> bits are '11'

      ANDLW
      B'1111001'
      ; Sets <2:1> as output, but will not alter other bits

      ...
      ...
      ...

      MOVWF
      TRISC
      TRISC
```

The I^2C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

10.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

10.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 10-26).
- b) SCL is sampled low before SDA is asserted low (Figure 10-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 10-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 10-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0 and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



FIGURE 10-26: BUS COLLISION DURING START CONDITION (SDA ONLY)

ER 11-2:	RCSTA: R	ECEIVE S	TATUS AN	D CONTR	OL REGIST	ER (ADD	RESS 18h)	1				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
	bit 7							bit 0				
bit 7	SPEN: Sei	rial Port Ena	ble bit									
	1 = Serial 0 = Serial	port enabled	l (configures d	RC7/RX/D	T and RC6/T	X/CK pins a	as serial port	t pins)				
bit 6	RX9 : 9-bit	Receive Ena	able bit									
	1 = Selects 0 = Selects	s 9-bit recep s 8-bit recep	tion tion									
bit 5	SREN: Single Receive Enable bit											
	<u>Asynchron</u> Don't care	ous mode:										
	<u>Synchrono</u>	us mode – N	Master:									
	1 = Enable	es single rec	eive									
	0 = Disable This bit is (cleared after	reception is	complete.								
	Synchrono Don't care	us mode – S	Slave:									
bit 4	CREN: Co	ntinuous Re	ceive Enable	e bit								
	Asynchronous mode: 1 = Enables continuous receive											
	0 = Disable	es continuou	is receive									
	Synchrono	us mode:	s rocoivo un	til onabla bi		pared (CPE	Novorridos					
	\perp = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive											
bit 3	ADDEN: A	ddress Dete	ect Enable bi	t								
	Asynchron	ous mode 9	-bit (RX9 = 1	<u>):</u>								
	1 = Enable RSR<	es address o 8> is set	detection, en	ables interr	upt and load	of the recei	ve buffer wh	nen				
	0 = Disabl	es address	detection, al	l bytes are i	eceived and	ninth bit ca	n be used a	s parity bit				
bit 2	FERR: Fra	ming Error b	bit									
	1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)0 = No framing error											
bit 1	OERR: Ov	errun Error b	oit									
	1 = Overru 0 = No ove	n error (can errun error	be cleared l	by clearing	bit CREN)							
bit 0	RX9D: 9th	bit of Receiv	ved Data									
	Can be pa	rity bit but m	ust be calcu	lated by use	er firmware.							
	Legend:											
	R = Reada	ıble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'				
	-n = Value	at POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown				

11.4 AUSART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit, CSRC (TXSTA<7>).

11.4.1 AUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit TXIF will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	AUSART	Transmit I	Data Regis	ster					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	0000 0000	0000 0000						

TABLE 11-12: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

NOTES:

REGISTER 12-1:	ADCON0:	A/D CONT	ROL REG	STER 0 (A	ADDRESS	1Fh)							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON					
	bit 7							bit 0					
bit 7-6	ADCS1:ADCS0: A/D Conversion Clock Select bits <u>If ADCS2 = 0:</u>												
	000 = FOSC/2 $001 = FOSC/8$ $010 = FOSC/32$ $011 = FOSC/32$												
	$\frac{1}{11} = FRC (clock derived from an RC oscillation)$ $\frac{1}{16} ADCS2 = 1:$												
	00 = FOSC/ 01 = FOSC/ 10 = FOSC/	/4 /16 /64											
	11 = FRC (clock derived	I from an RC	coscillation)									
bit 5-3	CHS<2:0>	: Analog Cha annel 00 (AN	Innel Select	bits									
	0001 = Ch	annel 01 (AN	l1)										
	0010 = Ch	annel 02 (AN	12)										
	0011 = Ch	annel 03 (AN	13) 14)										
	$0101 = \text{Channel 05 (AN5)}^{(1)}$												
	0110 = Channel 06 (AN6)(1)												
	0111 = Channel 07 (AN7) ⁽¹⁾												
	1000 = Channel 08 (AN8)												
	1001 = Channel 10 (AN9) $1010 = Channel 10 (AN10)$												
	1011 = Channel 11 (AN11)												
	1100 = Channel 12 (AN12)												
	1101 = Channel 13 (AN13)												
	111x = Unused												
	Note 1: Selecting AN5 through AN7 on the 28-pin product variant (PIC16F737 and PIC16F767) will result in a full-scale conversion as unimplemented channels are connected to VDD.												
bit 2	GO/DONE: A/D Conversion Status bit												
	 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. 0 = A/D conversion completed/not in progress 												
bit 1	CHS<3>: Analog Channel Select bit (see bit 5-3 for bit settings)												
bit 0	ADON: A/D Conversion Status bit												
	 1 = A/D converter module is operating 0 = A/D converter is shut-off and consumes no operating current 												
	Legend:												
	R = Reada	able bit	W = W	ritable bit	U = Unir	nplemented b	it, read as '()'					
	-n = Value	at POR	'1' = B	it is set	'0' = Bit i	is cleared	x = Bit is ur	nknown					





13.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2 register) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it ('0'). Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE2 register) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR2 register) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.





TABLE 14-1: R	REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE
---------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other Resets
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	000- 0000
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	0000 0111

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

15.18.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the \overline{TO} bit will not be set and the \overline{PD} bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the **SLEEP** instruction completes. To determine whether a **SLEEP** instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 15-16: WAKE-UP FROM SLEEP THROUGH INTERRUPT

OSC1 CLKO ⁽⁴⁾ INT pin	; Q1 Q2 Q3 Q4 /~	Q1 Q2 Q3 Q4 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Q1	Tost ⁽²⁾	Q1 Q2 Q3 Q4 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Q1 Q2 Q3 Q4 / /	Q1 Q2 Q3 Q4 /~_/~_/	Q1 Q2 Q3 Q4;
INTF Flag (INTCON<1> GIE bit (INTCON<7> INSTRUCTIO)))N FLOW		Processor ir Sleep			Interrupt Latency (Note 2)		
PC Instruction	X PC	$\left(\frac{PC+1}{Inst(PC+1)} \right)$	<u>Х РС</u>	+ 2	(PC + 2)	X PC + 2	X 0004h	(0005h
Fetched Instruction Executed	$\begin{cases} 1 & \text{Inst}(PC - 1) \\ 1 & \text{Inst}(PC - 1) \end{cases}$	Sleep	1 1 1	1 1 1	Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)

Note 1: XT, HS or LP Oscillator mode assumed.

2: TOST = 1024 TOSC (drawing not to scale). This delay will not be there for RC Oscillator mode.

GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.
 CLKO is not available in these oscillator modes but shown here for timing reference.

15.19 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 15-7 shows which features are consumed by the background debugger.

TABLE 15-7:	DEBUGGER RESOURCES

I/O pins	RB6, RB7					
Stack	1 level					
Program Memory	Address 0000h must be NOP					
	Last 100h words					
Data Memory	0x070 (0x0F0, 0x170, 0x1F0)					
	0x165-0x16F					

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

Note: In-Circuit Debugger operation must occur between the operating voltage range (VDD) of 4.75V-5.25V on PIC16F7X7 devices.

15.20 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

15.21 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

15.22 In-Circuit Serial Programming

PIC16F7X7 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 15-17 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For general information of serial programming, please refer to the "In-Circuit Serial ProgrammingTM (ICSPTM) Guide" (DS30277).





f,b

Bit 'b' in register 'f' is cleared.

16.2 Instruction Descriptions

ADDWF

Syntax: Operands:

ADDLW	Add Literal and W				
Syntax:	[label] ADDLW k				
Operands:	$0 \le k \le 255$				
Operation:	$(W) + k \to (W)$				
Status Affected:	C, DC, Z				
Description:	The contents of the W register are added to the eight-bit literal 'l and the result is placed in the W register.				

are added to the eight-bit literal 'k' and the result is placed in the W register.	Description:		
Add W and f	BSF		
[label] ADDWF f,d	Syntax:		
$0 \le f \le 127$ $d \in [0,1]$	Operands:		
(W) + (f) \rightarrow (destination)	Operation:		

BCF

Syntax:

Operands:

Operation:

Status Affected:

Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

Bit Clear f

[label] BCF

 $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$

 $0 \rightarrow (f < b >)$

None

ANDLW	AND Literal with W				
Syntax:	[<i>label</i>] ANDLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	(W) .AND. (k) \rightarrow (W)				
Status Affected:	Z				
Description:	The contents of W register are ANDed with the eight-bit literal 'k'. The result is placed in the W register.				

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

ANDWF	AND W with f					
Syntax:	[label] ANDWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	(W) .AND. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

BTFSC	Bit Test, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

17.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

17.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

18.2 DC Characteristics: Power-Down and Supply Current PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial) (Continued)

PIC16LF (Indu	737/747/767/777 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC16F7: (Indu	37/747/767/777 strial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) ^(2,3)									
	PIC16LF7X7	8	20	μΑ	-40°C					
		7	15	μA	+25°C	VDD = 2.0V				
		7	15	μA	+85°C					
	PIC16LF7X7	16	30	μΑ	-40°C					
		14	25	μΑ	+25°C	VDD = 3.0V	Fosc = 31.25 kHz			
		14	25	μA	+85°C		Internal RC Oscillator)			
	All devices	32	40	μΑ	-40°C		,			
		29	35	μΑ	+25°C					
		29	35	μA	+85°C	VDD = 3.0V				
	Extended devices	35	45	μΑ	+125°C					
	PIC16LF7X7	132	160	μΑ	-40°C					
		126	155	μΑ	+25°C	VDD = 2.0V	Fosc = 1 MHz			
		126	155	μΑ	+85°C					
	PIC16LF7X7	260	310	μΑ	-40°C					
		230	300	μΑ	+25°C	VDD = 3.0V				
		230	300	μΑ	+85°C		Internal RC Oscillator)			
	All devices	560	690	μΑ	-40°C		,			
		500	650	μΑ	+25°C					
		500	650	μΑ	+85°C	VDD = 3.0V				
	Extended devices	570	710	μΑ	+125°C					
	PIC16LF7X7	310	420	μΑ	-40°C	-				
		300	410	μΑ	+25°C	VDD = 2.0V				
		300	410	μΑ	+85°C					
	PIC16LF7X7	550	650	μΑ	-40°C					
		530	620	μΑ	+25°C	VDD = 3.0V	FOSC = 4 MHz			
		530	620	μΑ	+85°C		Internal RC Oscillator)			
	All devices	1.2	1.5	mA	-40°C					
		1.1	1.4	mA	+25°C	Vpp = 5 0V				
		1.1	1.4	mA	+85°C	VDD = 0.0V				
	Extended devices	1.3	1.6	mA	+125°C					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.





28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	И		28			
Pitch	е		1.27 BSC			
Overall Height	A	2.65				
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25 - 0.75				
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	O	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5° - 15°				
Mold Draft Angle Bottom	β	5° - 15°				

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2



For the most current package drawings, please see the Microchip Packaging Specification located at

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

http://www.microchip.com/packaging

INCHES Units **Dimension Limits** MIN NOM MAX Number of Pins 40 Ν Pitch 100 BSC е .250 Top to Seating Plane А Molded Package Thickness A2 .125 .195 .015 Base to Seating Plane A1 _ _ Shoulder to Shoulder Width Е .590 .625 _ Molded Package Width .485 .580 E1 _ **Overall Length** 1.980 2.095 D _ Tip to Seating Plane .115 .200 L _ Lead Thickness .008 .015 с _ Upper Lead Width .030 .070 b1 _ Lower Lead Width b .014 .023 _ Overall Row Spacing § eВ .700 _ _

Notes:

Note:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

NOTES: