



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f777-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Name	PDIP Pin #	QFN Pin #	TQFP Pin #	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT/AN12 RB0	33	9	8	I/O	TTL/ST(1)	Digital I/O.
INT AN12						External interrupt. Analog input channel 12.
RB1/AN10	34	10	9		TTL	
RB1 AN10				I/O I		Digital I/O. Analog input channel 10.
RB2/AN8	35	11	10		TTL	
RB2 AN8				I/O I		Digital I/O. Analog input channel 8.
RB3/CCP2/AN9 RB3	36	12	11	I/O	TTL	Digital I/O.
CCP2 ⁽⁵⁾ AN9				I/O		CCP2 capture input, compare output, PWM output Analog input channel 9.
RB4/AN11	37	14	14		TTL	
RB4 AN11				I/O I		Digital I/O. Analog input channel 11
RB5/AN13/CCP3	38	15	15		TTL	
RB5 AN13				I/O I		Digital I/O. Analog input channel 13.
CCP3				I		CCP3 capture input, compare output, PWM output
RB6/PGC RB6	39	16	16	I/O	TTL/ST ⁽²⁾	Digital I/O.
PGC				I/O		In-Circuit Debugger and ICSP™ programming clock.
RB7/PGD	40	17	17		TTL/ST ⁽²⁾	
RB7 PGD				I/O I/O		Digital I/O. In-Circuit Debugger and ICSP programming data.
Legend: I = input — = Not used	4	O = ou TTL =	ıtput TTL inpu	ı	I/O = inpu ST = Sch	it/output P = power mitt Trigger input

TABLE 1-3: PIC16F747 AND PIC16F777 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

5: Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 1											
80h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to a	address dat	a memory (r	not a physic	al register)	0000 0000	30, 180
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	22, 180
82h ⁽⁴⁾	PCL	Program 0	Counter's (PC	C) Least Sigr	nificant Byte					0000 0000	29, 180
83h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	21, 180
84h ⁽⁴⁾	FSR	Indirect Da	ata Memory /	Address Poir	nter			•	•	xxxx xxxx	30, 180
85h	TRISA	PORTA D	ata Direction	Register						1111 1111	55, 181
86h	TRISB	PORTB D	ata Direction	Register						1111 1111	64, 181
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	66, 181
88h ⁽⁵⁾	TRISD	PORTD D	ata Direction	Register						1111 1111	67, 181
89h (5)	TRISE	IBF ⁽⁵⁾	OBF ⁽⁵⁾	IBOV (5)	PSPMODE ⁽⁵⁾	(8)	PORTE Da	ta Direction	bits	0000 1111	69, 181
	PCLATH	_			Write Buffer for	or the upper	5 bits of the	Program C	Counter	0 0000	23, 180
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	25, 180
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	24, 181
8Dh	PIE2	OSFIE	CMIE	LVDIE		BCLIE	—	CCP3IE	CCP2IE	000- 0-00	26, 181
8Eh	PCON		—	_	_	_	SBOREN	POR	BOR	lqq	28, 181
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS ⁽⁷⁾	IOFS	SCS1	SCS0	-000 1000	38, 181
90h	OSCTUNE	_		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36, 181
91h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	105
92h	PR2		riod Register							1111 1111	86, 181
93h	SSPADD	Synchrono	ous Serial Po	ort (I ² C™ mo	de) Address R	egister				0000 0000	101, 181
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	101, 181
95h	CCPR3L	Capture/C	ompare/PWI	M Register 3	(LSB)					xxxx xxxx	92
96h	CCPR3H	Capture/C	ompare/PWI	M Register 3	(MSB)					xxxx xxxx	92
97h	CCP3CON	_	_	CCP3X	CCP3Y	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	92
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	145, 181
99h	SPBRG	Baud Rate	e Generator F	Register						0000 0000	145, 181
9Ah	—	Unimplem	ented							—	—
9Bh	ADCON2	—	_	ACQT2	ACQT1	ACQT0	_	_	—	00 0	154
9Ch	CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0111	55, 161
9Dh	CVRCON	CVREN	CVROE	CVRR	—	CVR3	CVR2	CVR1	CVR0	000- 0000	55, 167
9Eh	ADRESL	A/D Resul	t Register Lo	w Byte						xxxx xxxx	180
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	153, 181

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, — = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> bits, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices (except for RE3), read as '0'.

6: This bit always reads as a '1'.

7: OSCCON<OSTS> bit resets to '0' with dual-speed start-up and LP, HS or HS-PLL selected as the oscillator.

8: RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PSPIE⁽¹⁾ ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE bit 7 bit 0 PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit⁽¹⁾ bit 7 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt Note 1: PSPIE is reserved on 28-pin devices; always maintain this bit clear. bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt bit 5 RCIE: AUSART Receive Interrupt Enable bit 1 = Enables the AUSART receive interrupt 0 = Disables the AUSART receive interrupt bit 4 TXIE: AUSART Transmit Interrupt Enable bit 1 = Enables the AUSART transmit interrupt 0 = Disables the AUSART transmit interrupt bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt CCP1IE: CCP1 Interrupt Enable bit bit 2 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

4.7.2 SEC_RUN MODE

The core and peripherals can be configured to be clocked by T1OSC using a 32.768 kHz crystal. The crystal must be connected to the T1OSO and T1OSI pins. This is the same configuration as the low-power timer circuit (see **Section 7.6** "**Timer1 Oscillator**"). When SCS bits are configured to run from T1OSC, a clock transition is generated. It will clear the OSTS bit, switch the system clock from either the primary system clock or INTRC, depending on the value of SCS<1:0> and FOSC<2:0>, to the external low-power Timer1 oscillator input (T1OSC) and shut-down the primary system clock to conserve power.

After a clock switch has been executed, the internal Q clocks are held in the Q1 state until eight falling edge clocks are counted on the T1OSC. After the eight clock periods have transpired, the clock input to the Q clocks is released and operation resumes (see Figure 4-8). In addition, T1RUN (in T1CON) is set to indicate that T1OSC is being used as the system clock.

Note 1: The T1OSCEN bit must be enabled and it is the user's responsibility to ensure T1OSC is stable before clock switching to the T1OSC input clock can occur.

2: When T1OSCEN = 0, the following possible effects result.

Original SCS<1:0>	Modified SCS<1:0>	Final SCS<1:0>								
00	01	00 – no change								
00	11	10 – INTRC								
10	11	10 – no change								
10	01	00 – Oscillator defined by FOSC<2:0>								

A clock switching event will occur if the final state of the SCS bits is different from the original.





FIGURE 4-8: TIMING DIAGRAM FOR SWITCHING TO SEC_RUN MODE





REGISTER 7-1:	REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)											
	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	_	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N				
	bit 7							bit 0				
bit 7	-	Jnimplemented: Read as '0' [1RUN : Timer1 System Clock Status bit										
bit 6		•			4							
	•	 1 = System clock is derived from Timer1 oscillator 0 = System clock is derived from another source 										
bit 5-4	-	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits										
	-	Prescale valu										
		Prescale valu										
		Prescale valu Prescale valu										
bit 3	T1OSCEN	I: Timer1 Os	scillator Enal	ble Control bi	t							
	1 = Oscilla	ator is enabl	ed									
	0 = Oscilla	ator is shut-o	off (the oscill	ator inverter i	s turned off to	o eliminate	power drain)				
bit 2			ernal Clock I	nput Synchro	nization Cont	rol bit						
	TMR1CS			I. S								
		•	e external cl nal clock inp									
	TMR1CS											
	This bit is	ignored. Tin	ner1 uses the	e internal clo	ck when TMR	1CS = 0.						
bit 1	TMR1CS:	Timer1 Clo	ck Source S	elect bit								
	 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) 0 = Internal clock (Fosc/4) 											
bit 0	TMR1ON:	Timer1 On	bit									
	1 = Enabl 0 = Stops											
	Logond											
	Legend: R = Read	labla bit	\\/ _	Writable bit	11 - 1 Inim	plomonted	hit road as	·0'				
	R = Read		vv =	winable bil	0 = 0	piemented	bit, read as	0				

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

7.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other Reset, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

7.11 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 7.6** "**Timer1 Oscillator**") gives users the option to include RTC functionality in their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.


The application code routine, RTCisr, shown in Example 7-3, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.


For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

RTCinit	BANKSEL MOVLW MOVWF CLRF MOVLW MOVWF CLRF CLRF MOVLW MOVWF	TMR1H 0x80 TMR1H TMR1L b'00001111' T1CON secs mins .12 hours	; Preload TMR1 register pair ; for 1 second overflow ; Configure for external clock, ; Asynchronous operation, external oscillator ; Initialize timekeeping registers
	BANKSEL BSF	PIE1 PIE1, TMR1IE	; Enable Timer1 interrupt
RTCisr	RETURN BANKSEL	TMR1H	
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVF	secs, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	seconds	; Clear seconds
	INCF	mins, f	; Increment minutes
	MOVF	mins, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	mins	; Clear minutes
	INCF	hours, f	; Increment hours
	MOVF	hours, w	
	SUBLW	.24	
	BTFSS	STATUS, Z	; 24 hours elapsed?
	RETURN		; No, done
	CLRF	hours	; Clear hours
	RETURN		; Done


EXAMPLE 7-3: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE












When setting up an Asynchronous Transmission, follow these steps:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH (see Section 11.1 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

FIGURE 11-2: ASYNCHRONOUS MASTER TRANSMISSION








TABLE 11-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	AUSART -	Transmit	Data Regi	ister					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Genera	tor Registe	er					0000 0000	0000 0000

Legend: x = unknown, — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.
 Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

11.3.2 AUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit, SREN (RCSTA<5>) or enable bit, CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit, RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then Overrun Error bit, OERR (RCSTA<1>), is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the receive

data. Reading the RCREG register will load bit RX9D with a new value; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old RX9D information.

When setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Section 11.1 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR		e on ther sets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
1Ah	RCREG	AUSART I	Receive F	Register						0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000	-010	0000	-010
99h SPBRG Baud Rate Generator Register									0000	0000	0000	0000	

TABLE 11-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.**Note 1:**Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

12.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable <u>acquisition</u> time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

12.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module, RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 12-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clo	ck Source (TAD)				
Operation	ADCS2:ADCS1:ADCS0	Maximum Device Frequency			
2 Tosc	000	1.25 MHz			
4 Tosc	100	2.5 MHz			
8 Tosc	001	5 MHz			
16 Tosc	101	10 MHz			
32 Tosc	010	20 MHz			
64 Tosc	110	20 MHz			
RC ^(1,2,3)	x11	(Note 1)			

TABLE 12-1: TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

Note 1: The RC source has a typical TAD time of 4 μ s but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 18.0 "Electrical Characteristics".

15.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
 - Low-Voltage Detect (LVD)
- Interrupts
- Watchdog Timer (WDT)
- Two-Speed Start-up
- Fail-Safe Clock Monitor
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low-current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

15.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory locations 2007h and 2008h.

The user will note that address 2007h is beyond the user program memory space which can be accessed only during programming.

17.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

17.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

17.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

17.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

17.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

18.3 DC Characteristics: Internal RC Accuracy PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial)


PIC16LF7 (Indus	7 37/747/767/777 strial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	87/747/767/777 strial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Min	Тур	Мах	Units		Conditions					
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz ⁽¹⁾											
	PIC16LF7X7	-2	±1	2	%	+25°C						
		-5		5	%	-10°C to +85°C	VDD = 2.7V-3.3V					
		-10		10	%	-40°C to +85°C						
	PIC16F7X7	-2	±1	2	%	+25°C						
		-5		5	%	-10°C to +85°C	VDD = 4.5V-5.5V					
		-10	_	10	%	-40°C to +85°C	VDD = 4.3V-3.3V					
	Extended devices	-15	_	15	%	-40°C to +125°C						
	INTRC Accuracy @ Freq = 31 kHz ⁽²⁾											
	PIC16LF7X7	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.7V-3.3V					
	PIC16F7X7	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 4.5V-5.5V					

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC is used to calibrate INTOSC.

FIGURE 18-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions	
40*	Тт0Н	T0CKI High Pulse	Width	No prescaler	0.5 TCY + 20			ns	Must also meet	
				With prescaler	10	_		ns	parameter 42	
41*	TT0L	T0CKI Low Pulse	Width	No prescaler	0.5 TCY + 20	_		ns	Must also meet	
				With prescaler	10	—	—	ns	parameter 42	
42*	TT0P T0CKI Period			No prescaler	Tcy + 40	_	_	ns		
				With prescaler	Greater of: 20 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value (2, 4,, 256)	
45*	T⊤1H	T1CKI High Time	Synchronous, Pre	Synchronous, Prescaler = 1				ns	Must also meet	
			Synchronous,	PIC16F7X7	15	—	—	ns	parameter 47	
			Prescaler = 2, 4, 8	PIC16LF7X7	25	_		ns	IS	
			Asynchronous	PIC16F7X7	30	_		ns		
				PIC16LF7X7	50	—	—	ns		
46*	TT1L	T1CKI Low Time	Synchronous, Pre	0.5 Tcy + 20	—	—	ns	Must also meet		
			Synchronous,	PIC16F7X7	15	—	—	ns	parameter 47	
			Prescaler = 2, 4, 8	PIC16LF7X7	25	_	_	ns		
			Asynchronous	PIC16F7X7	30	-	_	ns		
				PIC16LF7X7	50	_	_	ns		
47*	TT1P	T1CKI Input Period	Synchronous	PIC16F7X7	Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)	
				PIC16LF7X7	Greater of: 50 or <u>Tcy + 40</u> N	_	—	ns	N = prescale value (1, 2, 4, 8)	
			Asynchronous	PIC16F7X7	60			ns		
				PIC16LF7X7	100	_	_	ns		
	F⊤1		nput Frequency Ra		DC	_	200	kHz		
48	TCKEZTMR1	Delay from Extern	al Clock Edge to Ti	mer Increment	2 Tosc	_	7 Tosc	—		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 18-8: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions	
50*	TccL	CCP1, CCP2 and	No prescaler		0.5 Tcy + 20	—	—	ns	
		CCP3 Input Low Time	With prescaler	PIC16F7X7	10	_	—	ns	
				PIC16LF7X7	20	_	—	ns	
51* TccH	ТссН	CCP1, CCP2 and CCP3 Input High Time	No prescaler		0.5 TCY + 20	_	—	ns	
			With prescaler	PIC16F7X7	10	_	—	ns	
				PIC16LF7X7	20		_	ns	
52*	TCCP	CCP1, CCP2 and CCP3 Input Period		<u>3 Tcy + 40</u> N	—		ns	N = prescale value (1, 4 or 16)	
53*	53* TCCR CCP1, CCP2 and		CCP3 Output	PIC16F7X7	—	10	25	ns	
		Rise Time		PIC16LF7X7	—	25	50	ns	
54*	TCCF	CCP1, CCP2 and CCP3 Output Fall Time		PIC16F7X7	—	10	25	ns	
				PIC16LF7X7	_	25	45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

INDEX

Α

A/D	
A/D Converter Interrupt, Configuring	5
Acquisition Requirements15	6
ADRESH Register	4
Analog Port Pins6	8
Analog-to-Digital Converter15	
Associated Registers16	
Automatic Acquisition Time	
Calculating Acquisition Time	
Configuring Analog Port Pins	
Configuring the Module	
Conversion Clock	
Conversion Requirements	
Conversion Status (GO/DONE Bit)	
Conversions	
Delays	
Effects of a Reset16	
Internal Sampling Switch (Rss) Impedance	
Operation During Sleep16	0
Operation in Power-Managed Modes	8
Source Impedance15	6
Time Delays	6
Use of the CCP Trigger	
Absolute Maximum Ratings	
ACKSTAT	
ACKSTAT Status Flag	
ADCON0 Register	0
GO/DONE Bit	1
Addressable Universal Synchronous Asynchronous	4
Receiver Transmitter. See AUSART	
ADRESL Register	4
Application Notes	
AN546 (Using the Analog-to-Digital (A/D)	
AN546 (Using the Analog-to-Digital (A/D) Converter)15	
AN546 (Using the Analog-to-Digital (A/D) Converter)15 AN552 (Implementing Wake-up on Key Stroke)50	6
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9
AN546 (Using the Analog-to-Digital (A/D) Converter)15 AN552 (Implementing Wake-up on Key Stroke)50	6 9
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2 4
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2 4
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2 4
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2 4 3
AN546 (Using the Analog-to-Digital (A/D) Converter)	6 9 3 2 4 3 2
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 28
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 280
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 280
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 280
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 280
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 2808
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 2808 3
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 2808 3
AN546 (Using the Analog-to-Digital (A/D) Converter)	693 243 2808 3
AN546 (Using the Analog-to-Digital (A/D) Converter)	693243280831
AN546 (Using the Analog-to-Digital (A/D) Converter) 15 AN552 (Implementing Wake-up on Key Stroke) 5 AN556 (Implementing a Table Read) 22 AN607 (Power-up Trouble Shooting) 17 Assembler 20 AUSART 20 Address Detect Enable (ADDEN Bit) 13 Addressable Universal Synchronous 13 Asynchronous Receiver Transmitter 13 Receiver (9-Bit Mode) 14 Transmitter 13 Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Receive with Address Detect. SeeAsynchronous Receive (14 Transmitter 13 Asynchronous Receive with Address Detect. SeeAsynchronous Receive (14 Asynchronous Receive (14 14 Asynchronous Receive (14	693243280831
AN546 (Using the Analog-to-Digital (A/D) Converter)	6932432808312
AN546 (Using the Analog-to-Digital (A/D) Converter) 15 AN552 (Implementing Wake-up on Key Stroke) 55 AN556 (Implementing a Table Read) 22 AN607 (Power-up Trouble Shooting) 17 Assembler 20 AUSART 20 Address Detect Enable (ADDEN Bit) 13 Addressable Universal Synchronous 13 Addressable Universal Synchronous 13 Asynchronous Receiver Transmitter 13 Receiver (9-Bit Mode) 14 Transmitter 13 Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Receive with Address 141, 14 Setup 14 Asynchronous Receiven 14 Asynchronous Receive (9-bit Mode) 14 Asynchronous Receive (14) 141, 14 Setup 14 Asynchronous Reception 14 Asynchronous Reception Mith Address 141	693 2 4 3 2808 31 2 9
AN546 (Using the Analog-to-Digital (A/D) Converter) 15 AN552 (Implementing Wake-up on Key Stroke) 56 AN556 (Implementing a Table Read) 22 AN607 (Power-up Trouble Shooting) 17 Assembler 20 AUSART 20 Address Detect Enable (ADDEN Bit) 13 Addressable Universal Synchronous 39 Asynchronous Receiver Transmitter 133 Asynchronous Receiver Implementing Receiver 144 Transmitter 133 Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Reception 4 Asynchronous Reception 141, 14 Setup 14 Asynchronous Reception 14	693 2 4 3 2808 31 2 99
AN546 (Using the Analog-to-Digital (A/D) Converter) 15 AN552 (Implementing Wake-up on Key Stroke) 56 AN556 (Implementing a Table Read) 22 AN607 (Power-up Trouble Shooting) 17 Assembler 20 AUSART 20 Address Detect Enable (ADDEN Bit) 13 Addressable Universal Synchronous 39 Asynchronous Receiver Transmitter 133 Asynchronous Receiver Transmitter 134 Asynchronous Receiver 144 Transmitter 135 Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Reception 4 Asynchronous Reception 141, 14 Setup 14 Asynchronous Reception with Address 144 Detect Setup 144 Asynchronous Reception with Address 141, 144 Setup 143 Asynchronous Reception with Address 144 Detect Setup 144 Asynchronous Reception with Address 144	693 2 4 3 2808 31 2 995
AN546 (Using the Analog-to-Digital (A/D) Converter) 15 AN552 (Implementing Wake-up on Key Stroke) 56 AN556 (Implementing a Table Read) 22 AN607 (Power-up Trouble Shooting) 17 Assembler 20 AUSART 20 Address Detect Enable (ADDEN Bit) 13 Addressable Universal Synchronous 39 Asynchronous Receiver Transmitter 133 Asynchronous Receiver Implementing Receiver 144 Transmitter 133 Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Receive with Address Detect. SeeAsynchronous Receive (9-bit Mode) Asynchronous Reception 4 Asynchronous Reception 141, 14 Setup 14 Asynchronous Reception 14	69324328083129955

Baud Rates, Asynchronous Mode	
(BRGH = 0)	136
Baud Rates, Asynchronous Mode	
(BRGH = 1)	136
High Baud Rate Select (BRGH Bit)	133
INTRC Baud Rates, Asynchronous Mode	
(BRGH = 0)	137
INTRC Baud Rates, Asynchronous Mode	
(BRGH = 1)	137
Sampling	
Clock Source Select (CSRC Bit)	133
Continuous Receive Enable (CREN Bit)	
Framing Error (FERR Bit)	
Overrun Error (OERR Bit)	
Receive Data, 9th Bit (RX9D Bit)	134
Receive Enable, 9-Bit (RX9 Bit)	
Serial Port Enable (SPEN Bit) 133,	
Single Receive Enable (SREN Bit)	134
Synchronous Master Mode	
Reception	
Transmission	144
Synchronous Master Reception	
Associated Registers	146
Setup	
Synchronous Master Transmission	
Associated Registers	145
Setup	144
Synchronous Slave Mode	148
Reception	149
Transmit	148
Synchronous Slave Reception	
Associated Registers	149
Setup	149
Synchronous Slave Transmission	
Associated Registers	148
Setup	148
Transmit Data, 9th Bit (TX9D)	133
Transmit Enable (TXEN Bit)	133
Transmit Enable, 9-Bit (TX9 Bit)	
Transmit Shift Register Status (TRMT Bit)	133

В

Banking, Data Memory	15
Baud Rate Generator	119
BF	123
BF Status Flag	123
Block Diagrams	
A/D	155
Analog Input Model	
AUSART Receive	
AUSART Transmit	
Baud Rate Generator	
Capture Mode Operation	
Comparator I/O Operating Modes	
Comparator Output	
Comparator Voltage Reference	
Compare	
Fail-Safe Clock Monitor	189
In-Circuit Serial Programming Connections	192
Interrupt Logic	184
Low-Voltage Detect (LVD)	
Low-Voltage Detect (LVD) with External Input .	175
Low-Voltage Detect Characteristics	
MSSP (I ² C Master Mode)	117

W

Wake-up from Sleep	
Interrupts	
WDT Reset	
Wake-up Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
WDT Reset, Normal Operation	172, 179, 180
WDT Reset, Sleep	172, 179, 180
WCOL	121, 122, 123, 126
WCOL Status Flag	121, 122, 123, 126
WWW Address	
WWW, On-Line Support	4

PIC16F7X7 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>/xx xxx</u> T	Examples:
Device	Temperature Package Pattern Range	 a) PIC16F777-I/P 301 = Industrial temp., PDIP package, normal VDD limits, QTP pattern #301. b) PIC16LF767-I/SO = Industrial temp., SOIC package, extended VDD limits.
Device	PIC16F7X7 ⁽¹⁾ , PIC16F7X7T ⁽¹⁾ ; VDD range 4.0V to 5.5V PIC16LF7X7 ⁽¹⁾ , PIC16LF7X7T ⁽¹⁾ ; VDD range 2.0V to 5.5V	 c) PIC16F747-E/P = Extended temp., PDIP package, normal VDD limits.
Temperature Range	$ \begin{array}{rcl} I &=& -40^{\circ}\text{C to } +85^{\circ}\text{C} \mbox{ (Industrial)} \\ E &=& -40^{\circ}\text{C to } +125^{\circ}\text{C} \mbox{ (Extended)} \end{array} $	Note 1: F = CMOS Flash LF = Low-Power CMOS Flash
Package	ML = QFN (Micro Lead Frame) PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP SS = SSOP	 2: T = in tape and reel – SOIC, SSOP, TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	