



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f777-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)





4.0 OSCILLATOR CONFIGURATIONS

4.1 Oscillator Types

The PIC16F7X7 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2:FOSC0) to select one of these eight modes (modes 5-8 are new PIC16 oscillator configurations):

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. RC External Resistor/Capacitor with FOSC/4 output on RA6
- 5. RCIO External Resistor/Capacitor with I/O on RA6
- 6. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 7. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 8. ECIO External Clock with I/O on RA6

4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (see Figure 4-1 and Figure 4-2). The PIC16F7X7 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 4-1: CRYSTAL OPERATION (HS, XT OR LP OSC CONFIGURATION)



TABLE 4-1:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR (FOR
DESIGN GUIDANCE ONLY)

Osc Type	Crystal	Typical Capacitor Values Tested:			
	Fieq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

5.1 PORTA and the TRISA Register

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see **Section 15.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D converter inputs is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1). Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register.

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 5-1: INITIALIZING PORTA

BCF	STATUS,	RP0	;
BCF	STATUS,	RP1	; Bank0
CLRF	PORTA		; Initialize PORTA by
			; clearing output
			; data latches
BSF	STATUS,	RP0	; Select Bank 1
MOVLW	0x0F		; Configure all pins
MOVWF	ADCON1		; as digital inputs
MOVLW	0xCF		; Value used to
			; initialize data
			; direction
MOVWF	TRISA		; Set RA<3:0> as inputs
			; RA<5:4> as outputs
			; TRISA<7:6>are always
			; read as '0'.
1			









		R/W-1	R/W-1	R/W-1	、 R/W-1	R/W-1	, R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	T0SE	PSA ⁽¹⁾	PS2	PS1	PS0		
	bit 7							bit 0		
bit 7	RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled									
bit 6	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin									
bit 5	TOCS : TMR0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO)									
bit 4	T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin									
bit 3	 PSA: Prescaler Assignment bit⁽¹⁾ 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module Note 1: To avoid an unintended device Reset, the instruction sequence shown in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled 									
bit 2-0	PS<2:0>: Bit Value 000 001 010 011 100 101 110 111	Prescaler Ra <u>TMR0 Rate</u> 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	te Select bits WDT Rate 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128	5						
	Legend: R = Reada -n = Value	able bit at POR	W = Wr '1' = Bit	ritable bit is set	U = Unimpl '0' = Bit is c	emented b leared	it, read as ' x = Bit is u	0' nknown		

REGISTER 6-1: OPTION_REG: OPTION CONTROL REGISTER (ADDRESS 181h)

|--|

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on BOR	Valu all c Res	e on other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register						uuuu	uuuu				
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						uuuu	uuuu				
10h	T1CON		T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	-000	0000	-uuu	uuuu

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

10.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register (SSPCON)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 10-1: SSPSTAT: MSSP STATUS (SPI MODE) REGISTER (ADDRESS 94h)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7							bit 0			
bit 7	SMP: Sam	ple bit									
	SPI Master	<u>r mode:</u>									
	1 = Input d	ata sampled	at end of da	ata output ti f data outpu	me It time						
	0 = Input u SPI Slave	ala sampieu mode:	at midule o	i uala oulpu							
	SMP must	SMP must be cleared when SPI is used in Slave mode.									
bit 6	CKE: SPI	CKE: SPI Clock Edge Select bit									
	1 = Transn 0 = Transn	nit occurs on nit occurs on	transition fr transition fr	om active to	o Idle clock s active clock s	state state					
	Note:	Polarity of o	clock state is	s set by the	CKP bit (SS	PCON1<4>).				
bit 5	D/A: Data/	Address bit									
	Used in I ² 0	C mode only.									
bit 4	P: Stop bit										
	Used in I ² C	; mode only.	This bit is cle	ared when t	he MSSP m	odule is disa	bled, SSPEN	l is cleared.			
bit 3	S: Start bit										
	Used in I ² C	C mode only.									
bit 2	R/W: Read	I/Write bit Inf	ormation								
	Used in I ² 0	C mode only.									
bit 1	UA: Updat	e Address bi	it								
	Used in I ² 0	C mode only.									
bit 0	BF: Buffer	Full Status b	oit (Receive	mode only)							
	1 = Receiv 0 = Receiv	e complete, e not comple	SSPBUF is ete, SSPBU	full F is empty							
	Legend:										
	R = Reada	ble bit	W = W	ritable bit	U = Unin	nplemented	bit, read as	ʻ0'			
	-n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown			

REGISTER 10-4:	SSPCON: MSSP CONTROL (I ² C MODE) REGISTER 1 (ADDRESS 14h)								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	
	bit 7	-						bit 0	
bit 7	WCOL: W	rite Collision	Detect bit						
	In Master	Fransmit mod	<u>de:</u> DUE register		الا مانيات المعامي	ha 120 aand			
	1 = A when a trans0 = No col	smission to b Ilision	be started (m	ust be clea	red in softwa	are)			
	In Slave Tr	ansmit mode	<u>e:</u>						
	1 = The S cleare 0 = No col	SPBUF regi d in software Ilision	ister is writte e)	en while it i	s still transr	nitting the p	previous woi	d (must be	
	In Receive	mode (Masi	ter or Slave i	nodes):					
	This is a "c	lon't care" bi	t.						
bit 6	SSPOV: R	eceive Over	flow Indicato	r bit					
	In Receive	<u>mode:</u>	while the C		inter in still	I - I	nenious hu	te (must he	
	⊥ = A byte cleare	d in software	while the Sa	SPBUF reg	ister is still i	notaing the	previous by	te (must be	
	0 = No over	erflow	- /						
	<u>In Transmi</u> This is a "c	<u>t mode:</u> Ion't care" bi	t in Transmit	mode.					
bit 5	SSPEN: Synchronous Serial Port Enable bit								
	 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, the SDA and SCL pins must be properly configured as input or output 						t pins		
							ut or output.		
bit 4	CKP: SCK	Release Co	ontrol bit						
	In Slave mode:								
	 1 = Release clock 0 = Holds clock low (clock stretch). (Used to ensure data setup time.) In Master mode: 								
Unused in this mode.									
bit 3-0	SSPM3:SS	SPM0: Synch	nronous Seri	al Port Mod	le Select bits	3			
1111 = I ² C Slave mode, 10-bit address with Start and Stop bit interrupts enabled 1110 = I ² C Slave mode, 7-bit address with Start and Stop bit interrupts enabled 1011 = I ² C Firmware Controlled Master mode (slave Idle) 1000 = I ² C Master mode, clock = FOSC/(4 * (SSPADD + 1)) 0111 = I ² C Slave mode, 10-bit address									
	0110 = I^2C Slave mode, 7-bit address								
	Note: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.								
	l egend:								
	R = Reada	ıble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'	
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	inknown	

11.2.2 AUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 11-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit, CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit, RCIF (PIR1<5>), is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit, RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, the Overrun Error bit, OERR (RCSTA<1>), will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit, OERR, has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received. It is, therefore, essential to clear error bit OERR if it is set. Framing Error bit, FERR (RCSTA<2>), is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values; therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.













13.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2 register) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it ('0'). Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE2 register) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR2 register) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If $d = 0$, the destination is W register. If d = 1, the destination is file register 'f' itself. $d = 1$ is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W				
Syntax:	[<i>label</i>] MOVLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 'o's.				

RETFIE	Return from Interrupt				
Syntax:	[label] RETFIE				
Operands:	None				
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$				
Status Affected:	None				

MOVWF	Move W to f				
Syntax:	[<i>label</i>] MOVWF f				
Operands:	$0 \leq f \leq 127$				
Operation:	$(W) \to (f)$				
Status Affected:	None				
Description:	Move data from W register to register 'f'.				

RETLW	Return with Literal in W					
Syntax:	[<i>label</i>] RETLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$					
Status Affected:	None					
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.					

18.2 DC Characteristics: Power-Down and Supply Current PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial)

PIC16LF (Indus	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F7: (Indus	Standa Operati	tandard Operating Conditions (unless otherwise stated)operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	Units	Jnits Conditions			
	Power-Down Current (IPD)	(1)						
	PIC16LF7X7	0.1	0.4	μΑ	-40°C			
		0.1	0.4	μΑ	+25°C	VDD = 2.0V		
		0.4	1.5	μΑ	+85°C			
	PIC16LF7X7	0.3	0.5	μΑ	-40°C			
		0.3	0.5	μΑ	+25°C	VDD = 3.0V		
		0.7	1.7	μA	+85°C			
	All devices	0.6	1.0	μΑ	-40°C			
		0.6	1.0	μΑ	+25°C	Vpp = 5.0V		
		1.2	5.0	μΑ	+85°C	VDD = 5.0V		
	Extended devices	6	28	μA	+125°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k Ω .



FIGURE 18-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 18-8: BROWN-OUT RESET TIMING



TABLE 18-6:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2			μS	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (no prescaler)	13.6	16	18.4	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_		Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	61.2	72	82.8	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset		—	2.1	μS	
35	TBOR	Brown-out Reset Pulse Width	100	_	_	μS	$VDD \leq VBOR (D005)$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





TABLE 18-8: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol		Min	Тур†	Max	Units	Conditions		
50* TccL	TccL	CCP1, CCP2 and	No prescaler		0.5 TCY + 20	_	_	ns	
		CCP3 Input Low	With prescaler	PIC16F7X7	10	—	—	ns	
		lime		PIC16LF7X7	20	_	—	ns	
51* TccH	CCP1, CCP2 and	No prescaler		0.5 TCY + 20		—	ns		
		CCP3 Input High Time	With prescaler	PIC16F7X7	10		—	ns	
				PIC16LF7X7	20	_	_	ns	
52*	TCCP	CCP1, CCP2 and (CCP1, CCP2 and CCP3 Input Period			_	_	ns	N = prescale value (1, 4 or 16)
53*	TCCR	CCP1, CCP2 and CCP3 Output Rise Time		PIC16F7X7	—	10	25	ns	
				PIC16LF7X7	—	25	50	ns	
54* TccF	CCP1, CCP2 and (CCP3 Output	PIC16F7X7	—	10	25	ns		
		Fall Time		PIC16LF7X7	_	25	45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



TABLE 18-13: AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER & SLAVE)						
		Clock High to Data Out Valid	PIC16F7X7	—	—	80	ns	
			PIC16LF7X7		-	100	ns	
121	TCKRF	Clock Out Rise Time and Fall Time	PIC16F7X7	—	—	45	ns	
		(Master mode)	PIC16LF7X7	—	—	50	ns	
122	TDTRF	Data Out Rise Time and Fall Time	PIC16F7X7	—	—	45	ns	
			PIC16LF7X7		—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 18-19: AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 18-14: AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Мах	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER & SLAVE) Data Setup before $CK \downarrow (DT$ setup time)	15	_		ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15	_	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 19-4: MAXIMUM IDD vs. Fosc OVER VDD (XT MODE)



NOTES:

APPENDIX A: REVISION HISTORY

Revision A (June 2003)

This is a new data sheet. However, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390) or the PIC16F87X devices (DS30292).

Revision B (November 2003)

This revision includes updates to the Electrical Specifications in Section 18.0 "Electrical Characteristics" and minor corrections to the data sheet text.

Revision C (October 2004)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 19.0 "DC and AC Characteristics Graphs and Tables" have been updated and there have been minor corrections to the data sheet text.

Revision D (January 2013)

Added a note to each package drawing.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DEVICE DIFFERENCES									
Difference	PIC16F737	PIC16F747	PIC16F767	PIC16F777					
Flash Program Memory (14-bit words)	4K	4K	8K	8K					
Data Memory (bytes)	368	368	368	368					
I/O Ports	3	5	3	5					
A/D	11 channels, 10 bits	14 channels, 10 bits	11 channels, 10 bits	14 channels, 10 bits					
Parallel Slave Port	No	Yes	No	Yes					
Interrupt Sources	16	17	16	17					
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP					