

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16f777t-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic16f777t-i-pt</a>

# **PIC16F7X7**

**TABLE 1-2: PIC16F737 AND PIC16F767 PINOUT DESCRIPTION**

**Legend:** I = input      O = output      I/O = input/output      P = power  
 — = Not used      TTL = TTL input      ST = Schmitt Trigger input

**Note 1:** This buffer is a Schmitt Trigger input when configured as the external interrupt.

**2:** This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and

4: Pin location of CCP2 is determined by the CCPMX bit in Configuration Word F.

• The location of SEC\_E is determined by the SEC\_WX bit in Configuration Word Register 1.

# PIC16F7X7

---

**TABLE 1-3: PIC16F747 AND PIC16F777 PINOUT DESCRIPTION (CONTINUED)**

Pin Name	PDIP Pin #	QFN Pin #	TQFP Pin #	I/O/P Type	Buffer Type	Description
RB0/INT/AN12 RB0 INT AN12	33	9	8	I/O I I	TTL/ST <sup>(1)</sup>	PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.  Digital I/O. External interrupt. Analog input channel 12.
RB1/AN10 RB1 AN10	34	10	9	I/O I	TTL	Digital I/O. Analog input channel 10.
RB2/AN8 RB2 AN8	35	11	10	I/O I	TTL	Digital I/O. Analog input channel 8.
RB3/CCP2/AN9 RB3 CCP2 <sup>(5)</sup> AN9	36	12	11	I/O I/O I	TTL	Digital I/O. CCP2 capture input, compare output, PWM output. Analog input channel 9.
RB4/AN11 RB4 AN11	37	14	14	I/O I	TTL	Digital I/O. Analog input channel 11
RB5/AN13/CCP3 RB5 AN13 CCP3	38	15	15	I/O I I	TTL	Digital I/O. Analog input channel 13. CCP3 capture input, compare output, PWM output.
RB6/PGC RB6 PGC	39	16	16	I/O I/O	TTL/ST <sup>(2)</sup>	Digital I/O. In-Circuit Debugger and ICSP™ programming clock.
RB7/PGD RB7 PGD	40	17	17	I/O I/O	TTL/ST <sup>(2)</sup>	Digital I/O. In-Circuit Debugger and ICSP programming data.

**Legend:** I = input      O = output      I/O = input/output      P = power  
 — = Not used      TTL = TTL input      ST = Schmitt Trigger input


- Note 1:** This buffer is a Schmitt Trigger input when configured as an external interrupt.  
**2:** This buffer is a Schmitt Trigger input when used in Serial Programming mode.  
**3:** This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).  
**4:** This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.  
**5:** Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

# PIC16F7X7

**FIGURE 2-2: DATA MEMORY MAP FOR PIC16F737 AND THE PIC16F767**

File Address	File Address	File Address	File Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
PORTB	06h	TRISB	86h
PORTC	07h	TRISC	87h
	08h		88h
PORTE	09h	TRISE	89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
PIR2	0Dh	PIE2	8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh	OSCCON	8Fh
T1CON	10h	OSCTUNE	90h
TMR2	11h	SSPCON2	91h
T2CON	12h	PR2	92h
SSPBUF	13h	SSPADD	93h
SSPCON	14h	SSPSTAT	94h
CCPR1L	15h	CCPR3L	95h
CCPR1H	16h	CCPR3H	96h
CCP1CON	17h	CCP3CON	97h
RCSTA	18h	TXSTA	98h
TXREG	19h	SPBRG	99h
RCREG	1Ah		9Ah
CCPR2L	1Bh	ADCON2	9Bh
CCPR2H	1Ch	CMCON	9Ch
CCP2CON	1Dh	CVRCON	9Dh
ADRESH	1Eh	ADRESL	9Eh
ADCON0	1Fh	ADCON1	9Fh
General Purpose Register 96 Bytes	20h	General Purpose Register 80 Bytes	A0h
		Accesses 70h-7Fh	EFh
		Accesses 70h-7Fh	F0h
		Accesses 70h-7Fh	FFh
Bank 0	Bank 1	Bank 2	Bank 3

**FIGURE 5-6: BLOCK DIAGRAM OF OSC2/CLKO/RA6 PIN**



# PIC16F7X7

---

**TABLE 5-3: PORTB FUNCTIONS**

Name	Bit#	Buffer	Function
RB0/INT/AN12	bit 0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up or analog input.
RB1/AN10	bit 1	TTL	Input/output pin. Internal software programmable weak pull-up or analog input.
RB2/AN8	bit 2	TTL	Input/output pin. Internal software programmable weak pull-up or analog input.
RB3/CCP2/AN9	bit 3	TTL	Input/output pin or Capture 2 input/Compare 2 output/PWM 2 output. Internal software programmable weak pull-up or analog input.
RB4/AN11	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up or analog input.
RB5/AN13/CCP3	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up or analog input or Capture 2 input/Compare 2 output/PWM 2 output.
RB6/PGC	bit 6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit 7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

**Legend:** TTL = TTL input, ST = Schmitt Trigger input

**Note 1:** This buffer is a Schmitt Trigger input when configured as the external interrupt.


**2:** This buffer is a Schmitt Trigger input when used in Serial Programming mode.

**TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB**


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xx00 0000	uu00 0000
86h, 186h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

**Legend:** x = unknown, u = unchanged. Shaded cells are not used by PORTB.

**FIGURE 5-21: PARALLEL SLAVE PORT WRITE WAVEFORMS**



**FIGURE 5-22: PARALLEL SLAVE PORT READ WAVEFORMS**



**TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
08h	PORTD	Port Data Latch when written: Port pins when read								xxxx xxxx	uuuu uuuu
09h	PORTE	—	—	—	—	RE3	RE2	RE1	RE0	---- x000	---- x000
89h	TRISE	IBF	OBF	IBOV	PSPMODE	— <sup>(2)</sup>	PORTE Data Direction bits				0000 1111 0000 1111
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

**Legend:** x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

**Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F737/767; always maintain these bits clear.

**2:** RE3 is an input only. The state of the TRISE3 bit has no effect and will always read '1'.

## 6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the “*PIC® Mid-Range MCU Family Reference Manual*” (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

### 6.1 Timer0 Operation

Timer0 operation is controlled through the OPTION\_REG register (see Register 2-2). Timer mode is selected by clearing bit T0CS (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit, T0CS (OPTION\_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI/C1OUT. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in **Section 6.3 “Using Timer0 With an External Clock”**.

The prescaler is mutually, exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4 “Prescaler”** details the operation of the prescaler.

### 6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

**FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER**



# PIC16F7X7

---

---

## EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

```
CLRWDT          ; Clear WDT and prescaler
BANKSEL OPTION_REG ; Select Bank of OPTION_REG
MOVLW b'xxxx0xxx'
MOVWF OPTION_REG ; Select TMR0, new prescale
                  ; value and clock source
```

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Module Register								xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

# **PIC16F7X7**

## REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

- |         |   |
|---------|---|
| bit 7   | <b>Unimplemented:</b> Read as '0'   |
| bit 6   | <b>T1RUN:</b> Timer1 System Clock Status bit<br>1 = System clock is derived from Timer1 oscillator<br>0 = System clock is derived from another source   |
| bit 5-4 | <b>T1CKPS&lt;1:0&gt;:</b> Timer1 Input Clock Prescale Select bits<br>11 = 1:8 Prescale value<br>10 = 1:4 Prescale value<br>01 = 1:2 Prescale value<br>00 = 1:1 Prescale value   |
| bit 3   | <b>T1OSCEN:</b> Timer1 Oscillator Enable Control bit<br>1 = Oscillator is enabled<br>0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)  |
| bit 2   | <b>T1SYNC:</b> Timer1 External Clock Input Synchronization Control bit<br><u>TMR1CS = 1:</u><br>1 = Do not synchronize external clock input<br>0 = Synchronize external clock input<br><u>TMR1CS = 0:</u><br>This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. |
| bit 1   | <b>TMR1CS:</b> Timer1 Clock Source Select bit<br>1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)<br>0 = Internal clock (Fosc/4)  |
| bit 0   | <b>TMR1ON:</b> Timer1 On bit<br>1 = Enables Timer1<br>0 = Stops Timer1  |

---

**Legend:**

R = Readable bit

W = Writable bit

**U** = Unimplemented bit, read as '0'

-n ≡ Value at POR

'1' = Bit is set

'0' = Bit is cleared      x = Bit is unknown

**TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER**


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx xxxx	uuuu uuuu	
10h	T1CON	—	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	-000 0000	-uuu uuuu

**Legend:** x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.


**Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

# PIC16F7X7


**FIGURE 10-8: I<sup>2</sup>C™ SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 7-BIT ADDRESS)**



**FIGURE 11-7: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT**



**FIGURE 11-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST**




**TABLE 11-9: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMROIE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	AUSART Receive Register								0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

**Legend:** x = unknown, — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

**Note 1:** Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

**FIGURE 11-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)**



## 18.2 DC Characteristics: Power-Down and Supply Current

**PIC16F737/747/767/777 (Industrial, Extended)**  
**PIC16LF737/747/767/777 (Industrial) (Continued)**

<b>PIC16LF737/747/767/777 (Industrial)</b>		<b>Standard Operating Conditions (unless otherwise stated)</b> Operating temperature -40°C ≤ TA ≤ +85°C for industrial							
<b>PIC16F737/747/767/777 (Industrial, Extended)</b>		<b>Standard Operating Conditions (unless otherwise stated)</b> Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended							
Param No.	Device	Typ	Max	Units	Conditions				
<b>Supply Current (IDD)<sup>(2,3)</sup></b>									
PIC16LF7X7	8	20	μA	-40°C	VDD = 2.0V	FOSC = 31.25 kHz (RC_RUN mode, Internal RC Oscillator)			
	7	15	μA	+25°C					
	7	15	μA	+85°C					
PIC16LF7X7	16	30	μA	-40°C	VDD = 3.0V				
	14	25	μA	+25°C					
	14	25	μA	+85°C					
All devices	32	40	μA	-40°C	VDD = 5.0V				
	29	35	μA	+25°C					
	29	35	μA	+85°C					
Extended devices	35	45	μA	+125°C	FOSC = 1 MHz (RC_RUN mode, Internal RC Oscillator)				
PIC16LF7X7	132	160	μA	-40°C	VDD = 2.0V				
	126	155	μA	+25°C					
	126	155	μA	+85°C					
PIC16LF7X7	260	310	μA	-40°C	VDD = 3.0V				
	230	300	μA	+25°C					
	230	300	μA	+85°C					
All devices	560	690	μA	-40°C	VDD = 5.0V				
	500	650	μA	+25°C					
	500	650	μA	+85°C					
Extended devices	570	710	μA	+125°C	FOSC = 4 MHz (RC_RUN mode, Internal RC Oscillator)				
PIC16LF7X7	310	420	μA	-40°C	VDD = 2.0V				
	300	410	μA	+25°C					
	300	410	μA	+85°C					
PIC16LF7X7	550	650	μA	-40°C	VDD = 3.0V				
	530	620	μA	+25°C					
	530	620	μA	+85°C					
All devices	1.2	1.5	mA	-40°C	VDD = 5.0V				
	1.1	1.4	mA	+25°C					
	1.1	1.4	mA	+85°C					
Extended devices	1.3	1.6	mA	+125°C					

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
- 2:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.
- The test conditions for all IDD measurements in active operation mode are:
- Osc1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
  - MCLR = VDD; WDT enabled/disabled as specified.
- 3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula  $Ir = VDD/2REXT$  (mA) with REXT in kΩ.

## 18.3 DC Characteristics: Internal RC Accuracy

**PIC16F737/747/767/777 (Industrial, Extended)**  
**PIC16LF737/747/767/777 (Industrial)**


<b>PIC16LF737/747/767/777 (Industrial)</b>	<b>Standard Operating Conditions (unless otherwise stated)</b> Operating temperature -40°C ≤ TA ≤ +85°C for industrial						
<b>PIC16F737/747/767/777 (Industrial, Extended)</b>	<b>Standard Operating Conditions (unless otherwise stated)</b> Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended						
Param No.	Device	Min	Typ	Max	Units	Conditions	
<b>INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz<sup>(1)</sup></b>							
	PIC16LF7X7	-2	±1	2	%	+25°C	VDD = 2.7V-3.3V
		-5	—	5	%	-10°C to +85°C	
		-10	—	10	%	-40°C to +85°C	
	PIC16F7X7	-2	±1	2	%	+25°C	VDD = 4.5V-5.5V
		-5	—	5	%	-10°C to +85°C	
		-10	—	10	%	-40°C to +85°C	
	Extended devices	-15	—	15	%	-40°C to +125°C	
<b>INTRC Accuracy @ Freq = 31 kHz<sup>(2)</sup></b>							
	PIC16LF7X7	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7V-3.3V
	PIC16F7X7	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5V-5.5V

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

**2:** INTRC is used to calibrate INTOSC.

**FIGURE 18-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)**



**TABLE 18-8: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)**

Param No.	Symbol	Characteristic		Min	Typ†	Max	Units	Conditions
50*	TccL	CCP1, CCP2 and CCP3 Input Low Time	No prescaler	0.5 TCY + 20	—	—	ns	
			With prescaler	PIC16F7X7	10	—	—	
				PIC16LF7X7	20	—	—	
51*	TccH	CCP1, CCP2 and CCP3 Input High Time	No prescaler	0.5 TCY + 20	—	—	ns	
			With prescaler	PIC16F7X7	10	—	—	
				PIC16LF7X7	20	—	—	
52*	TccP	CCP1, CCP2 and CCP3 Input Period		<u>3 TCY + 40</u> N	—	—	ns	N = prescale value (1, 4 or 16)
53*	TccR	CCP1, CCP2 and CCP3 Output Rise Time	PIC16F7X7	—	10	25	ns	
			PIC16LF7X7	—	25	50	ns	
54*	TccF	CCP1, CCP2 and CCP3 Output Fall Time	PIC16F7X7	—	10	25	ns	
			PIC16LF7X7	—	25	45	ns	


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


## 20.0 PACKAGING INFORMATION

### 20.1 Package Marking Information


28-Lead SPDIP (.300")




Example




28-Lead SOIC (7.50 mm)




Example




28-Lead SSOP (5.30 mm)




Example



28-Lead QFN (6x6 mm)



Example




<b>Legend:</b>	XX...X Customer-specific information
Y	Year code (last digit of calendar year)
YY	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code
(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
*	This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

# PIC16F7X7

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at  
<http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

		UNITS			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX			
Contact Pitch	E		0.65	BSC			
Optional Center Pad Width	W2				4.25		
Optional Center Pad Length	T2				4.25		
Contact Pad Spacing	C1		5.70				
Contact Pad Spacing	C2		5.70				
Contact Pad Width (X28)	X1				0.37		
Contact Pad Length (X28)	Y1				1.00		
Distance Between Pads	G	0.20					

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

# PIC16F7X7


## 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



TOP VIEW

BOTTOM VIEW



	Units	MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	–	–

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

# PIC16F7X7

---

MSSP (I <sup>2</sup> C Mode) .....	102
MSSP (SPI Mode) .....	93
On-Chip Reset Circuit .....	172
OSC1/CLK1/RA7 Pin .....	54
OSC2/CLK0/RA6 Pin .....	53
PIC16F737 and PIC16F767 .....	6
PIC16F747 and PIC16F777 .....	7
PORTC (Peripheral Output Override)	
RC<2:0>, RC<7:5> Pins .....	65
PORTC (Peripheral Output Override)	
RC<4:3> Pins .....	65
PORTD (In I/O Port Mode) .....	67
PORTD and PORTE (Parallel Slave Port) .....	70
PORTE (In I/O Port Mode) .....	68
PWM Mode .....	91
RA0/AN0:RA1/AN1 Pins .....	50
RA2/AN2/VREF-/CVREF Pin .....	51
RA3/AN3/VREF+ Pin .....	50
RA4/T0CKI/C1OUT Pin .....	51
RA5/AN4/LVDIN/SS/C2OUT Pin .....	52
RB0/INT/AN12 Pin .....	57
RB1/AN10 Pin .....	57
RB2/AN8 Pin .....	58
RB3/CCP2/AN9 Pin .....	59
RB4/AN11 Pin .....	60
RB5/AN13/CCP3 Pin .....	61
RB6/PGC Pin .....	62
RB7/PGD Pin .....	63
Recommended MCLR Circuit .....	173
System Clock .....	39
Timer0/WDT Prescaler .....	73
Timer1 .....	79
Timer2 .....	85
Watchdog Timer (WDT) .....	186
BOR. See Brown-out Reset.	
BRG. See Baud Rate Generator.	
BRGH Bit .....	135
Brown-out Reset (BOR) .....	169, 172, 173, 179, 180
<b>C</b>	
C Compilers	
MPLAB C18 .....	202
Capture/Compare/PWM (CCP) .....	87
Capture Mode .....	89
CCP Pin Configuration .....	89
Prescaler .....	89
Compare Mode .....	89
CCP Pin Configuration .....	90
Software Interrupt Mode .....	90
Special Event Trigger .....	90
Special Event Trigger Output .....	90
Timer1 Mode Selection .....	90
Interaction of Two CCP Modules .....	87
PWM Mode .....	91
Duty Cycle .....	91
Example Frequencies and Resolutions .....	92
Period .....	91
Setup for Operation .....	92
Registers Associated with Capture, Compare and Timer1 .....	90
Registers Associated with PWM and Timer2 .....	92
Timer Resources .....	87
CCP1 Module .....	87
CCP2 Module .....	87
CCP3 Module .....	87
CCPR1H Register .....	87
CCPR1L Register .....	87
CCPR2H Register .....	87
CCPR2L Register .....	87
CCPR3H Register .....	87
CCPR3L Register .....	87
CCPxM<3:0> Bits .....	88
CCPxX and CCPxY Bits .....	88
Clock Sources .....	37
Selection Using OSCCON Register .....	37
Clock Switching .....	37
Modes (table) .....	47
Transition and the Watchdog Timer .....	38
Code Examples	
Call of a Subroutine in Page 1 from Page 0 .....	29
Changing Between Capture Prescalers .....	89
Changing Prescaler Assignment from WDT to Timer0 .....	76
Flash Program Read .....	32
Implementing a Real-Time Clock Using a Timer1 Interrupt Service .....	82
Indirect Addressing .....	30
Initializing PORTA .....	49
Loading the SSPBUF (SSPSR) Register .....	96
Reading a 16-bit Free Running Timer .....	80
Saving Status and W Registers in RAM .....	185
Writing a 16-bit Free Running Timer .....	80
Code Protection .....	169, 192
Comparator Module .....	161
Analog Input Connection Considerations .....	165
Associated Registers .....	165
Configuration .....	162
Effects of a Reset .....	165
Interrupts .....	164
Operation .....	163
Operation During Sleep .....	165
Outputs .....	163
Reference .....	163
External Signal .....	163
Internal Signal .....	163
Response Time .....	163
Comparator Specifications .....	218
Comparator Voltage Reference .....	167
Associated Registers .....	168
Computed GOTO .....	29
Configuration Bits .....	169
Conversion Considerations .....	266
Crystal and Ceramic Resonators .....	33
Customer Change Notification Service .....	275
Customer Notification Service .....	275
Customer Support .....	275
<b>D</b>	
Data Memory .....	15
Bank Select (RP1:RP0 Bits) .....	15
General Purpose Registers .....	15
Map for PIC16F737 and PIC16F767 .....	16
Map for PIC16F747 and PIC16F777 .....	17
Special Function Registers .....	18
DC and AC Characteristics	
Graphs and Tables .....	235
DC Characteristics .....	207, 216
Internal RC Accuracy .....	215
Power-Down and Supply Current .....	208
Development Support .....	201