



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 × 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf737-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



DATA MEMORY MAP FOR PIC16F747 AND THE PIC16F777

0h 1h 2h 3h 4h 5h 6h 7h	Indirect addr. ^(*) OPTION_REG PCL STATUS FSR TRISA	80h 81h 82h 83h	Indirect addr. ^(*) TMR0 PCL	100h 101h 102h	Indirect addr. ^(*) OPTION_REG PCL	180h 181h
1h 2h 3h 4h 5h 6h	OPTION_REG PCL STATUS FSR	81h 82h 83h	TMR0 PCL	101h	OPTION_REG	181
2h 3h 4h 5h 6h	PCL STATUS FSR	82h 83h	PCL	102h	PCL	
4h 5h 6h	FSR	83h	0			182
5h 6h	FSR		STATUS	103h	STATUS	183
6h		84h	FSR	104h	FSR	184
		85h	WDTCON	105h		185
7h	TRISB	86h	PORTB	106h	TRISB	186
	TRISC	87h		107h		187
8h	TRISD	88h		108h		188
9h	TRISE	89h	LVDCON	109h		189
Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18A
Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18B
Ch	PIE1	8Ch	PMDATA	10Ch	PMCON1	18C
Dh	PIE2		PMADR	10Dh		18D
Eh	PCON		PMDATH	10Eh		18E
Fh			PMADRH	10Fh		18F
0h	OSCTUNE			110h		190
1h	SSPCON2					
2h	PR2	92h				
3h	SSPADD	93h				
4h	SSPSTAT					
5h	CCPR3L					
6h	CCPR3H				Quant	
7h	CCP3CON					
8h	TXSTA					
9h	SPBRG		16 Bytes		16 Bytes	
Ah						
Bh	ADCON2					
Ch	CMCON	9Ch				
Dh	CVRCON	9Dh				
Eh	ADRESL	9Eh				
Fh	ADCON1	9Fh		11Fh		19F
0h	General Purpose Register 80 Bytes	A0h EFh	General Purpose Register 80 Bytes	120h 16Fh	General Purpose Register 80 Bytes	1A0
		F0h		170h		1F0
	Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh	
Fh	Dev. 1. 4	FFh	Bank 2	17Fh	Book 2	1FF
	Bank 1		Bank 2		Bank 3	
	Eh Fh 0h 1h 2h 3h 5h 6h 7h 8h 6h 7h 8h Ch Eh 6h	Eh PCON Fh OSCCON Oh OSCTUNE 1h SSPCON2 2h PR2 3h SSPADD 4h SSPSTAT 5h CCPR3L 6h CCPR3H 7h CCP3CON 8h TXSTA 9h SPBRG Ah Bh ADCON2 Ch CMCON Dh CVRCON Eh ADRESL Fh ADCON1 Oh General Purpose Register 80 Bytes Accesses 70h-7Fh	DhPIE28DhEhPCON8EhFhOSCCON8Fh0hOSCTUNE90h1hSSPCON291h2hPR292h3hSSPADD93h4hSSPSTAT94h5hCCPR3L95h6hCCPR3H96h7hCCP3CON97h8hTXSTA98h9hSPBRG99hAh9AhBhADCON29BhChCMCON9ChDhCVRCON9DhEhADRESL9EhFhADCON19Fh0hGeneral Purpose Register 80 BytesEFhFhAccesses 70h-7FhFfh	DhPIE28DhPMADREhPCON8EhPMDATHFhOSCCON8FhPMDATHOhOSCTUNE90h90h1hSSPCON291h92h2hPR292h93h4hSSPSTAT94h5hCCPR3L95h6hCCPR3H96h7hCCP3CON97h8hTXSTA98h9hSPBRG99h16 Bytes92hAh9AhBhADCON29BhChCMCON9ChDhCVRCON9DhEhADRESL9EhFhADCON19Fh0hGeneralPurposeRegister80 Bytes80 BytesFhAccesses70h-7FhFhFFhFFh	DhPIE28DhPMADR10DhEhPCON8EhPMDATH10EhFhOSCCON8FhPMADRH10Fh0hOSCTUNE90h110h1hSSPCON291h110h2hPR292h110h3hSSPADD93h110h4hSSPSTAT94h10Fh5hCCPR3L95h95h6hCCPR3H96hGeneral7hCCP3CON97hPurpose8hTXSTA98hRegister9hSPBRG99h16 BytesAh9Ah11FhBhADCON29BhChCMCON9Ch9hSPBRG99h16 Bytes11Fh0hGeneralPurposeRegister80 Bytes16 SytesFhADCON19Fh11Fh0hGeneralPurposeRegister80 Bytes16Fh70h-7FhFfhAccesses70h-7FhFfh17Fh	DhPIE28DhPMADR10DhEhPCON8EhPMDATH10EhFhOSCCON8FhPMDATH10Eh0hOSCTUNE90h110h1hSSPCON291h2hPR292h3hSSPADD93h4hSSPSTAT94h5hCCPR3L95h6hCCPR3H96h7hCCP3CON97hPurposeRegister8hTXSTA98h9hSPBRG99h16 Bytes16 BytesAh9AhBhADCON29BhChCMCON9Ch9ChDhCVRCON9Dh9DhEhADRESL9Eh9EhFhADCON19FhA0hGeneralPurposeRegister80 Bytes80 BytesEFhAccesses70h-7Fh70h-7FhFfhFhMCCSSAccesses70h-7FhFhMCCSSAccesses70h-7FhFhMCCSSAccesses70h-7FhFfhFhMCCSSAccesses70h-7FhFhTofh-7FhFhFfh

2.2.2.5 PIR1 Register

bit 5

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	
bit 7							bit 0	

- bit 7 **PSPIF:** Parallel Slave Port Read/Write Interrupt Flag bit⁽¹⁾
 - 1 = A read or a write operation has taken place (must be cleared in software)
 - 0 =No read or write has occurred

Note: PSPIF is reserved on 28-pin devices; always maintain this bit clear.

- bit 6 ADIF: A/D Converter Interrupt Flag bit
 - 1 = An A/D conversion is completed (must be cleared in software)
 - 0 = The A/D conversion is not complete
 - RCIF: AUSART Receive Interrupt Flag bit
 - 1 = The AUSART receive buffer is full
 - 0 = The AUSART receive buffer is empty
- bit 4 **TXIF**: AUSART Transmit Interrupt Flag bit
 - 1 = The AUSART transmit buffer is empty
 - 0 = The AUSART transmit buffer is full
- bit 3 **SSPIF**: Synchronous Serial Port (SSP) Interrupt Flag bit
 - 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are: SPI:
 - A transmission/reception has taken place.
 - I²C Slave:
 - A transmission/reception has taken place.
 - I²C Master:

A transmission/reception has taken place. The initiated Start condition was completed by the SSP module. The initiated Stop condition was completed by the SSP module. The initiated Restart condition was completed by the SSP module. The initiated Acknowledge condition was completed by the SSP module. A Start condition occurred while the SSP module was Idle (multi-master system). A Stop condition occurred while the SSP module was Idle (multi-master system).

- 0 = No SSP interrupt condition has occurred
- bit 2 **CCP1IF**: CCP1 Interrupt Flag bit
 - Capture mode:
 - 1 = A TMR1 register capture occurred (must be cleared in software)
 - 0 = No TMR1 register capture occurred
 - Compare mode:
 - 1 = A TMR1 register compare match occurred (must be cleared in software)
 - 0 = No TMR1 register compare match occurred
 - PWM mode:
 - Unused in this mode.
- bit 1 **TMR2IF**: TMR2 to PR2 Match Interrupt Flag bit
 - 1 = TMR2 to PR2 match occurred (must be cleared in software)
 - 0 = No TMR2 to PR2 match occurred
- bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit
 - 1 = TMR1 register overflowed (must be cleared in software)
 - 0 = TMR1 register did not overflow

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bits for the CCP2 and CCP3 peripheral interrupts.

-n = Value at POR

REGISTER 2-6:	PIE2: PEF	RIPHERAL	INTERRUI	PT ENABLE	E REGISTI	ER 2 (ADD	RESS 8DI	ו)
	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
	OSFIE	CMIE	LVDIE	—	BCLIE		CCP3IE	CCP2IE
	bit 7							bit 0
bit 7	OSFIE: Oscillator Fail Interrupt Enable bit							
	1 = Enabled 0 = Disabled							
bit 6	CMIE: Con	nparator Inte	rrupt Enable	e bit				
		1 = Enabled 0 = Disabled						
bit 5	LVDIE: Low-Voltage Detect Interrupt Enable bit							
	1 = LVD interrupt is enabled							
bit 4	0 = LVD interrupt is disabled Unimplemented: Read as '0'							
bit 3	•			hla hit				
DIL 3		s Collision Ir		the SSP whe	on configure	d for $l^2 \cap M$	actor mode	
				the SSP who				
bit 2	Unimplem	ented: Read	l as '0'					
bit 1	CCP3IE: C	CP3 Interrup	ot Enable bit					
	 1 = Enables the CCP3 interrupt 0 = Disables the CCP3 interrupt 							
bit 0	CCP2IE: C	CP2 Interrup	ot Enable bit					
	 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt 							
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

Name	Bit#	Buffer	Function
RB0/INT/AN12	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up or analog input.
RB1/AN10	bit 1	TTL	Input/output pin. Internal software programmable weak pull-up or analog input.
RB2/AN8	bit 2	TTL	Input/output pin. Internal software programmable weak pull-up or analog input.
RB3/CCP2/AN9	bit 3	TTL	Input/output pin or Capture 2 input/Compare 2 output/PWM 2 output. Internal software programmable weak pull-up or analog input.
RB4/AN11	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up or analog input.
RB5/AN13/CCP3	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up or analog input or Capture 2 input/ Compare 2 output/PWM 2 output.
RB6/PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 5-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xx00 0000	uu00 0000
86h, 186h	TRISB	PORTB	ORTB Data Direction Register							1111 1111	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
9Fh	ADCON1	ADFM	ADCS2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

6.1 Timer0 Operation

Timer0 operation is controlled through the OPTION_REG register (see Register 2-2). Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit, TOCS (OPTION_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI/C1OUT. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.3 "Using Timer0 With an External Clock".

The prescaler is mutually, exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4** "**Prescaler**" details the operation of the prescaler.

6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.





© 2003-2013 Microchip Technology Inc.

REGISTER 9-1:	-1: CCPxCON: CCPx CONTROL REGISTER (ADDRESS 17h, 1Dh, 97h)										
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0			
	bit 7							bit 0			
bit 7-6	Unimplemented: Read as '0'										
bit 5-4	CCPxX:CCPxY: PWM Least Significant bits										
	Capture mo	ode:									
	Unused.										
	Compare m	node:									
	Unused.										
	<u>PWM mode:</u> These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.										
bit 3-0				•		grit MODS al					
	<pre>CCPxM3:CCPxM0: CCPx Mode Select bits 0000 = Capture/Compare/PWM disabled (resets CCPx module) 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, set output on match (CCPxIF bit is set) 1001 = Compare mode, clear output on match (CCPxIF bit is set) 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected) 1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 clears Timer1; CCP2 clears Timer1 and starts an A/D conversion (if A/D module is enabled) 11xx = PWM mode</pre>							ected);			
	Legend:										
	R = Reada	able bit	VV = V	Vritable bit	U = Unii	mplemented	bit, read as	'0'			


'1' = Bit is set


'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

REGISTER 10-4:	SSPCON:	MSSP CO	NTROL (I ²	C MODE)	REGISTER	R 1 (ADDR	ESS 14h)					
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0				
	bit 7							bit 0				
bit 7	WCOL: Wr	rite Collision	Detect bit									
	In Master Transmit mode:											
	 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software) 											
		= No collision										
		ansmit mod										
		d in software	ister is writte e)	en while it i	s still transr	nitting the p	revious woi	d (must be				
	In Receive	mode (Mas	ter or Slave	modes):								
	This is a "d	lon't care" bi	t.									
bit 6	SSPOV: R	eceive Over	flow Indicato	r bit								
	<u>In Receive mode:</u> 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)											
	0 = No ove In Transmit											
			t in Transmit	mode.								
bit 5	SSPEN: S	ynchronous	Serial Port E	nable bit								
			port and con t and configu				ne serial por	t pins				
	Note:	When enab	led, the SDA	and SCL pi	ns must be p	roperly confi	gured as inp	ut or output.				
bit 4	CKP: SCK	Release Co	ontrol bit									
	In Slave m											
	1 = Releas		ock stretch).	(I lsed to er	nsure data si	etun time)						
	In Master r	-	ook strotony.									
	Unused in											
bit 3-0	-	-	hronous Seri									
			e, 10-bit add									
			e, 7-bit addre Controlled Ma			bit interrupts	senabled					
	$1000 = I^2C$	Master mo	de, clock = F	osc/(4 * (S)						
			e, 10-bit add e, 7-bit addre									
					ted berg or	:	w cool on ineral	a manufacture de la				
	Note:	SPI mode	ations not sp only.	ecilically is	led here are	enner rese	rved or imp	emented in				
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'				
	-n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	Inknown				






13.2 Comparator Operation

A single comparator is shown in Figure 13-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 13-2 represent the uncertainty due to input offsets and response time.

13.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 13-2).



13.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

13.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. **Section 14.0 "Comparator Voltage Reference Module"** contains a detailed description of the comparator voltage reference module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 13-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

13.4 Comparator Response Time

Response time is the minimum time after selecting a new reference voltage, or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 18.0 "Electrical Characteristics").

13.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and RA5 I/O pins. When enabled, multiplexors in the output path of the RA4 and RA5 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 13-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4:>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.
 - **3:** RA4 is an open collector I/O pin. When used as an output, a pull-up resistor is required.

REGIST	REGISTER 15-2: CONFIGURATION WORD REGISTER 2 (ADDRESS 2008h)												
U-1	U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
	_	_	—	—	_		BORSEN		—	_	—	IESO	FCMEN
bit 13													bit 0
bit 13-7 bit 6													
bit 5-2													
bit 1	IESO: Internal External Switchover bit 1 = Internal External Switchover mode enabled 0 = Internal External Switchover mode disabled												
bit 0	 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled 												
	Lege	end:											
	R = I	Readabl	e bit		W = 1	Writable	e bit	U = Uni	mpleme	nted bit, i	read as '	0'	
	-n =	Value at	POR		'1' =	Bit is se	t	0' = Bit	is cleare	ed	x = Bit is	s unknov	vn

15.15.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge-triggered, either rising if bit INTEDG (OPTION_REG<6>) is set or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INT0IF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit, INT0IE (INTCON<4>). Flag bit INT0IF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep if bit INT0IE was set prior to going into Sleep. The status of Global Interrupt Enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 15.18 "Power-Down Mode (Sleep)"** for details on Sleep mode.

15.15.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>), see **Section 6.0 "Timer0 Module"**.

15.15.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<4>), see Section 2.2 "Data Memory Organization".

15.16 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, Status registers).

Since the upper 16 bytes of each bank are common in the PIC16F7X7 devices, temporary holding registers, W_TEMP, STATUS_TEMP and PCLATH_TEMP, should be placed in here. These 16 locations don't require banking and therefore, make it easier for context save and restore. The same code shown in Example 15-1 can be used.

EXAMPLE 15-1:	SAVING STATUS AND W REGISTERS IN RAM
EVAINLE 13-1:	JAVING JIAIUJ AND W REGIJIERJ IN KAW

MOVWF SWAPF	W_TEMP STATUS, W	;Copy W to TEMP register ;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP, W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP, F	;Swap W_TEMP
SWAPF	W_TEMP, W	;Swap W_TEMP into W

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If $d = 0$, the destination is W register. If d = 1, the destination is file register 'f' itself. $d = 1$ is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$, 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.





FIGURE 18-12: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







19.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.









© 2003-2013 Microchip Technology Inc.







FIGURE 19-12: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, +25°C)



DS30498D-page 240





FIGURE 19-13: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R

FIGURE 19-14: △IPD TIMER1 OSCILLATOR, -10°C TO +70°C (SLEEP MODE, TMR1 COUNTER DISABLED)



VDD (V)


5.5

Example

20.0 PACKAGING INFORMATION

20.1 Package Marking Information

28-Lead SPDIP (.300")



Asynchronous Reception with Address Detect 143
AUSART Synchronous Receive (Master/Slave) 232
AUSART Synchronous Transmission
(Master/Slave)
Baud Rate Generator with Clock Arbitration
BRG Reset Due to SDA Arbitration During
Start Condition 129
Brown-out Reset
Bus Collision During a Repeated Start
Condition (Case 1)
Bus Collision During a Repeated Start
Condition (Case 2)130
Bus Collision During a Stop Condition (Case 1) 131
Bus Collision During a Stop Condition (Case 2) 131
Bus Collision During Start Condition (SCL = 0) 129
Bus Collision During Start Condition (SDA Only) 128
Bus Collision for Transmit and Acknowledge
Capture/Compare/PWM (CCP1 and CCP2) 225
CLKO and I/O
Clock Synchronization
External Clock221
Fail-Safe Clock Monitor
First Start Bit 121
I ² C Bus Data
1^{2} O Duo Dua 1/0 an Dia
I ² C Bus Start/Stop Bits
I ² C Master Mode (Reception, 7-bit Address)
I ² C Master Mode (Transmission, 7 or
10-bit Address) 124
I ² C Slave Mode (Transmission, 10-bit Address) 111
I ² C Slave Mode (Transmission, 7-bit Address) 109
I ² C Slave Mode with SEN = 0 (Reception,
10-bit Address)110
I^2C Slave Mode with SEN = 0 (Reception,
7-bit Address)108
7-bit Address)
I^2C Slave Mode with SEN = 1 (Reception,
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115 I ² C Slave Mode with SEN = 1 (Reception,
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115 I ² C Slave Mode with SEN = 1 (Reception,
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Write 71
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Write 71
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$
$I^{2}C Slave Mode with SEN = 1 (Reception, 10-bit Address)$

Synchronous Transmission1	45
Synchronous Transmission (Through TXEN) 14	
Time-out Sequence on Power-up (MCLR	
Tied to VDD Through Pull-up Resistor)	82
Time-out Sequence on Power-up (MCLR	02
Tied to VDD Through RC Network): Case 1 1	82
Time-out Sequence on Power-up (MCLR	02
	ഹ
Tied to VDD Through RC Network): Case 2 1 Timer0 and Timer1 External Clock	02
Timer1 Incrementing Edge	79
Transition Between SEC_RUN/RC_RUN	
and Primary Clock	
Two-Speed Start-up1	
Wake-up from Sleep via Interrupt	91
XT, HS, LP, EC, EXTRC to RC_RUN Mode	41
Timing Parameter Symbology 2	20
Timing Requirements	
AUSART Synchronous Receive	32
AUSART Synchronous Transmission	32
Capture/Compare/PWM (All CCP Modules)	25
CLKO and I/O	
External Clock	21
l ² C Bus Data	
I ² C Bus Start/Stop Bits	20
Parallel Slave Port	30
	20
Reset, Watchdog Timer, Oscillator Start-up Timer,	~~
Power-up Timer and Brown-out Reset 2	23
SPI Mode	29
Timer0 and Timer1 External Clock 2	29 24
Timer0 and Timer1 External Clock	29 24 78
Timer0 and Timer1 External Clock	29 24 78 78
Timer0 and Timer1 External Clock	29 24 78 78 86
Timer0 and Timer1 External Clock	29 24 78 78 86 86
Timer0 and Timer1 External Clock	29 24 78 78 86 86 49
Timer0 and Timer1 External Clock	29 24 78 78 86 86 49
Timer0 and Timer1 External Clock	29 24 78 78 86 86 49 56
Timer0 and Timer1 External Clock	29 24 78 78 86 49 56 65
Timer0 and Timer1 External Clock	29 24 78 78 86 86 49 56 65 67
Timer0 and Timer1 External Clock	29 24 78 78 86 86 49 56 65 67 68
Timer0 and Timer1 External Clock	29 24 78 86 86 49 56 65 67 68 69
Timer0 and Timer1 External Clock	29 24 78 78 86 49 56 65 67 68 69 69
Timer0 and Timer1 External Clock	29 24 78 86 86 49 56 65 67 68 69 69 68
Timer0 and Timer1 External Clock	29 24 78 86 86 49 56 65 67 68 69 68 88
Timer0 and Timer1 External Clock	29 24 78 86 86 49 56 65 67 68 69 68 88
Timer0 and Timer1 External Clock	29 24 78 86 49 56 65 67 68 69 68 88 69 68 88 69
Timer0 and Timer1 External Clock	29 24 78 86 49 56 65 67 68 69 68 88 69 33
Timer0 and Timer1 External Clock	29 24 78 86 86 49 56 65 67 68 69 68 88 69 33 33
Timer0 and Timer1 External Clock	29 24 78 86 86 49 56 56 56 67 68 69 68 86 9 68 86 9 33 33 33
Timer0 and Timer1 External Clock 2 TMR1CS Bit. 7 TMR1ON Bit 7 TMR2ON Bit 7 TOUTPS<3:0> Bits 7 TRISA Register 7 TRISD Register 7 TRISE Register 7 TROSPHODE Bit 67, 1 Two-Speed Clock Start-up Mode 1 Two-Speed Start-up 1 TXSTA Register 1 BRGH Bit 1 CSRC Bit 1 TRMT Bit 1 TX9 Bit 1	29 24 78 78 86 49 56 56 67 68 69 68 86 9 68 86 9 33 33 33 33 33
Timer0 and Timer1 External Clock 2 TMR1CS Bit. 7 TMR1ON Bit 7 TMR2ON Bit 7 TOUTPS<3:0> Bits 7 TRISA Register 7 TRISD Register 7 TRISE Register 7 TROSPEED Clock Start-up Mode 1 Two-Speed Clock Start-up Mode 1 TWO-Speed Start-up 1 TXSTA Register 1 BRGH Bit 1 CSRC Bit 1 TX9 Bit 1 TX9D Bit 1	29 24 78 78 86 49 56 56 67 68 69 68 86 9 33 33 33 33 33 33 33
Timer0 and Timer1 External Clock 2 TMR1CS Bit. 7 TMR1ON Bit 7 TMR2ON Bit 7 TOUTPS<3:0> Bits 7 TRISA Register 7 TRISD Register 7 TRISE Register 7 TROSPHODE Bit 67, 1 Two-Speed Clock Start-up Mode 1 Two-Speed Start-up 1 TXSTA Register 1 BRGH Bit 1 CSRC Bit 1 TRMT Bit 1 TX9 Bit 1	29 24 78 78 86 49 56 56 67 68 69 68 86 9 33 33 33 33 33 33 33
Timer0 and Timer1 External Clock 2 TMR1CS Bit. 7 TMR1ON Bit 7 TMR2ON Bit 7 TOUTPS<3:0> Bits 7 TRISA Register 7 TRISD Register 7 TRISE Register 7 TROSPEED Clock Start-up Mode 1 Two-Speed Clock Start-up Mode 1 TWO-Speed Start-up 1 TXSTA Register 1 BRGH Bit 1 CSRC Bit 1 TX9 Bit 1 TX9D Bit 1	29 24 78 78 86 49 56 56 67 68 69 68 86 9 33 33 33 33 33 33 33

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12