



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf737-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### FIGURE 4-2: CERAMIC RESONATOR OPERATION (HS OR XT OSC CONFIGURATION)



- **2:** A series resistor (Rs) may be required.
- 3: RF varies with the resonator chosen (typically between 2 M $\Omega$  to 10 M $\Omega$ ).

#### TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

1	Typical Capacitor Values Used:						
Mode	Freq	OSC1	OSC2				
ХТ	455 kHz	56 pF	56 pF				
	2.0 MHz	47 pF	47 pF				
	4.0 MHz	33 pF	33 pF				
HS	8.0 MHz	27 pF	27 pF				
	16.0 MHz	22 pF	22 pF				

#### Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω.

### 4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.



#### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



## 4.7.3.2 Returning to Primary Oscillator with a Reset

A Reset will clear SCS<1:0> back to '00'. The sequence for starting the primary oscillator following a Reset is the same for all forms of Reset, including POR. There is no transition sequence from the alternate system clock to the primary system clock on a Reset condition. Instead, the device will reset the state of the OSCCON register and default to the primary system clock. The sequence of events that take place after this will depend upon the value of the FOSC bits in the Configuration register. If the external oscillator is configured as a crystal (HS, XT or LP), the CPU will be held in the Q1 state until 1024 clock cycles have transpired on the primary clock. This is necessary because the crystal oscillator had been powered down until the time of the transition.

During the oscillator start-up time, instruction execution and/or peripheral operation is suspended.

Note: If Two-Speed Clock Start-up mode is enabled, the INTRC will act as the system clock until the Oscillator Start-up Timer has timed out.

If the primary system clock is either RC, EC or INTRC, the CPU will begin operating on the first Q1 cycle following the wake-up event. This means that there is no oscillator start-up time required because the primary clock is already stable; however, there is a delay between the wake-up event and the following Q2. An internal delay timer of 5-10  $\mu$ s will suspend operation after the Reset to allow the CPU to become ready for code execution. The CPU and peripheral clock will be held in the first Q1.

The sequence of events is as follows:

- 1. A device Reset is asserted from one of many sources (WDT, BOR, MCLR, etc.).
- 2. The device resets and the CPU start-up timer is enabled if in Sleep mode. The device is held in Reset until the CPU start-up time-out is complete.
- 3. If the primary system clock is configured as an external oscillator (HS, XT, LP), then the OST will be active waiting for 1024 clocks of the primary system clock. While waiting for the OST, the device will be held in Reset. The OST and CPU start-up timers run in parallel.
- 4. After both the CPU start-up timer and the Oscillator Start-up Timer have timed out, the device will wait for one additional clock cycle and instruction execution will begin.





FIGURE 5-11: BLOCK DIAGRAM OF RB3/CCP2<sup>(1)</sup>/AN9 PIN

REGISTER 7-1:	T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)								
	U-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	
	bit 7							bit 0	
bit 7	Unimplem	ented: Rea	id as '0'						
bit 6	T1RUN Ti	mer1 Syste	m Clock Stat	tus hit					
	1 = System 0 = System	n clock is de n clock is de	erived from T erived from a	imer1 oscilla nother sourc	tor e				
bit 5-4	T1CKPS<1	1:0>: Timer	1 Input Clock	<pre>&lt; Prescale Se</pre>	elect bits				
	11 = 1:8 Pi 10 = 1:4 Pi 01 = 1:2 Pi 00 = 1:1 Pi	rescale valu rescale valu rescale valu rescale valu	ie ie ie						
bit 3	T1OSCEN	: Timer1 Os	cillator Enab	ole Control bi	t				
	1 = Oscilla 0 = Oscilla	tor is enable tor is shut-o	ed off (the oscilla	ator inverter i	s turned off to	o eliminate j	power drain)	)	
bit 2	T1SYNC:	Timer1 Exte	rnal Clock Ir	nput Synchro	nization Cont	rol bit			
	<u>TMR1CS =</u> 1 = Do not 0 = Synchr <u>TMR1CS =</u>	<u>= 1:</u> synchroniz onize exter <u>= 0:</u>	e external clo nal clock inp	ock input ut					
	This bit is i	gnored. Tim	er1 uses the	e internal cloo	ck when TMR	1CS = 0.			
bit 1	TMR1CS:	Timer1 Cloo	ck Source Se	elect bit					
	<ul><li>1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)</li><li>0 = Internal clock (Fosc/4)</li></ul>								
bit 0	TMR1ON:	TMR1ON: Timer1 On bit							
	1 = Enable 0 = Stops	. = Enables Timer1 ) = Stops Timer1							
	Legend:								
	R = Reada	able bit	W = V	Writable bit	U = Unim	plemented	bit, read as	'0'	

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

REGISTER 8-1:	T2CON:	TIMER2 C		REGISTER	(ADDRESS	5 12h)		
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
	bit 7							bit 0
bit 7	Unimpler	nented: Rea	id as '0'					
bit 6-3	TOUTPS	3:TOUTPS0:	Timer2 Out	put Postscale	e Select bits			
	0000 = 1: 0001 = 1: 0010 = 1:	1 Postscale 2 Postscale 3 Postscale						
	•							
	•							
	1111 = 1:	16 Postscale	e					
bit 2	TMR2ON	: Timer2 On	bit					
	1 = Timer 0 = Timer	2 is on 2 is off						
bit 1-0	T2CKPS1	I:T2CKPS0:	Timer2 Cloc	k Prescale S	Select bits			
	00 = Pres 01 = Pres	scaler is 1 scaler is 4						
	1X = F168	000101 15 10						
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	on: BOR	Valu all c Res	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 M	Timer2 Module Register 0000 0000 0							0000	0000		
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 P	eriod Regis	ter						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

#### 10.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 10-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if it is a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications, such as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON<4>). This then, would give waveforms for SPI communication as shown in Figure 10-3, Figure 10-5 and Figure 10-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 10-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





#### 10.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from Sleep. After the device returns to normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.

#### 10.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 10.3.10 BUS MODE COMPATIBILITY

Table 10-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

#### TABLE 10-1: SPI BUS MODES

Standard SPI Mode	Control E	Bits State
Terminology	СКР	CKE
0, 0	0	1
0, 1	0	0
1, 0	1	1
1, 1	1	0

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
TRISC	PORTC Da	ata Direction	Register						1111 1111	1111 1111
SSPBUF	Synchrono	us Serial Por	t Receive B	uffer/Trans	smit Registe	r			xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	PORTA Data Direction Register								1111 1111	1111 1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

#### TABLE 10-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.
 Note 1: The PSPIF and PSPIE bits are reserved on 28-pin devices; always maintain these bits clear.

#### 10.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP enable bit, SSPEN (SSPCON<5>).

The SSPCON register allows control of the  $l^2C$  operation. Four mode selection bits (SSPCON<3:0>) allow one of the following  $l^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock = Oscillator/4 (SSPADD + 1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Firmware Controlled Master mode, slave is Idle

Selection of any  $I^2C$  mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

#### 10.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

To ensure proper communication of the  $l^2C$  Slave mode, the TRIS bits (TRISx [SDA, SCL]) corresponding to the  $l^2C$  pins must be set to '1'. If any TRIS bits (TRISx<7:0>) of the port containing the  $l^2C$  pins (PORTx [SDA, SCL]) are changed in software, during  $l^2C$  communication using a Read-Modify-Write instruction (BSF, BCF), then the  $l^2C$  mode may stop functioning properly and  $l^2C$  communication may suspend. Do not change any of the TRISx bits (TRIS bits of the port containing the  $l^2C$  pins) using the instruction BSF or BCF during  $l^2C$  communication. If it is absolutely necessary to change the TRISx bits during communication, the following method can be used:

```
      MOVF
      TRISC, W
      ; Example for a 40-pin part such as the PIC16F877A

      IORLW
      0x18
      ; Ensures <4:3> bits are '11'

      ANDLW
      B'1111001'
      ; Sets <2:1> as output, but will not alter other bits

      ...
      ...
      ...

      MOVWF
      TRISC
      TRISC
```

The  $I^2C$  Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

#### 10.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

#### 10.4.14 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 10.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 10.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit (SSPSTAT<4>) is set or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is at the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 10.4.17 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its Idle state (Figure 10-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register or the bus is Idle and the S and P bits are cleared.

#### FIGURE 10-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 11.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

When setting up an Asynchronous Reception with Address Detect enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- Set bit RX9 to enable 9-bit reception.
- Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer and interrupt the CPU.



#### 12.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable <u>acquisition</u> time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

#### 12.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module, RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 12-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clo	Marian Davia Francisco	
Operation	ADCS2:ADCS1:ADCS0	Maximum Device Frequency
2 Tosc	000	1.25 MHz
4 Tosc	100	2.5 MHz
8 Tosc	001	5 MHz
16 Tosc	101	10 MHz
32 Tosc	010	20 MHz
64 Tosc	110	20 MHz
RC <sup>(1,2,3)</sup>	x11	(Note 1)

#### TABLE 12-1: TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

Note 1: The RC source has a typical TAD time of 4  $\mu$ s but can vary between 2-6  $\mu$ s.

**2:** When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 18.0 "Electrical Characteristics".

#### 15.9 Control Register

The Low-Voltage Detect Control register controls the operation of the Low-Voltage Detect circuitry.

#### REGISTER 15-3: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER (ADDRESS 109h)

	U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
	bit 7							bit 0
bit 7-6	Unimplem	ented: Read	<b>as</b> '0'					
bit 5	IRVST: Inte	rnal Referer	nce Voltage	Stable Flag b	oit			
	<ul> <li>1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range</li> <li>0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled</li> </ul>							
bit 4	LVDEN: Lo	w-Voltage D	etect Power	Enable bit				
	1 = Enable: 0 = Disable	s LVD, powe s LVD, powe	rs up LVD c ers down LV	ircuit D circuit				
bit 3-0	LVDL3:LVD	DL0: Voltage	Detection L	imit bits				
	<pre>1111 = External analog input is used (input comes from the LVDIN pin) 1110 = Maximum setting</pre>							
	0001 = Minimum setting							

Note: See Table 18-3 in Section 18.0 "Electrical Characteristics" for the specifications.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 15.15 Interrupts

The PIC16F7X7 has up to 17 sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual interrupt flag bits are set regard-
	less of the status of their corresponding
	mask bit or the GIE bit.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register. The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.



#### FIGURE 15-11: INTERRUPT LOGIC

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If $d = 0$ , the destination is W register. If d = 1, the destination is file register 'f' itself. $d = 1$ is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W						
Syntax:	[ <i>label</i> ] MOVLW k						
Operands:	$0 \le k \le 255$						
Operation:	$k \rightarrow (W)$						
Status Affected:	None						
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.						

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC$ , 1 $\rightarrow GIE$
Status Affected:	None

MOVWF	Move W to f						
Syntax:	[ <i>label</i> ] MOVWF f						
Operands:	$0 \leq f \leq 127$						
Operation:	$(W) \to (f)$						
Status Affected:	None						
Description:	Move data from W register to register 'f'.						

RETLW	Return with Literal in W							
Syntax:	[ <i>label</i> ] RETLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$							
Status Affected:	None							
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.							

#### 18.1 DC Characteristics: PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial)

<b>PIC16LF737/747/767/777</b> (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16F737/747/767/777 (Industrial, Extended)			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T A \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq T A \leq +125^\circ C \mbox{ for extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Тур†	Conditions			
	Vdd	Supply Voltage						
D001		PIC16LF7X7	2.5 2.2 2.0		5.5 5.5 5.5	V V V	A/D in use, -40°C to +85°C A/D in use, 0°C to +85°C A/D not used, -40°C to +85°C	
D001 D001A		PIC16F7X7	4.0 VBOR*	_	5.5 5.5	V V	All configurations BOR enabled <b>(Note 6)</b>	
D002*	Vdr	RAM Data Retention Voltage (Note 1)	—	1.5	_	V		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V	See section on Power-on Reset for details	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details	
	VBOR	Brown-out Reset Voltage						
		PIC16LF7X7						
D005		BORV1:BORV0 = 11	1.96	2.06	2.16	V	$85^{\circ}C \ge T \ge 25^{\circ}C$	
		BORV1:BORV0 = 10	2.64	2.78	2.92	V		
		BORV1:BORV0 = 01	4.11	4.33	4.55	V		
		BORV1:BORV0 = 00	4.41	4.64	4.87	V		
D005		PIC16F7X7	Industria		1			
		BORV1:BORV0 = 1x	N.A.		N.A.	V	Not in operating voltage range of device	
		BORV1:BORV0 = 01	4.16	—	4.5	V		
		BORV1:BORV0 = 00	4.45		4.83	V		
D005		PIC16F7X7	Extende	d				
		BORV1:BORV0 = 1x	N.A.		N.A.	V	Not in operating voltage range of device	
		BORV1:BORV0 = 01	4.07		4.59	V		
		BORV1:BORV0 = 00	4.36	—	4.92	V		

Legend: Shading of rows is to assist in readability of of the table.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

- The test conditions for all IDD measurements in active operation mode are:
- OSC1 = external square wave, from-rail to-rail; all I/O pins tri-stated, pulled to VDD
- MCLR = VDD; WDT enabled/disabled as specified.

**3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD and VSS.

4: For RC oscillator configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

### 18.2 DC Characteristics: Power-Down and Supply Current PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial)

PIC16LF (Indus	<b>737/747/767/777</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F7: (Indus	37/747/767/777 strial, Extended)	<b>Standa</b> Operati	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	Units	s Conditions				
	Power-Down Current (IPD)	(1)							
	PIC16LF7X7	0.1	0.4	μΑ	-40°C	VDD = 2.0V			
		0.1	0.4	μΑ	+25°C				
		0.4	1.5	μΑ	+85°C				
	PIC16LF7X7	0.3	0.5	μΑ	-40°C				
		0.3	0.5	μΑ	+25°C	VDD = 3.0V			
		0.7	1.7	μA	+85°C				
	All devices	0.6	1.0	μA	-40°C				
		0.6	1.0	μΑ	+25°C	Vpp = 5.0V			
		1.2	5.0	μΑ	+85°C	VDD = 0.0V			
	Extended devices	6	28	μΑ	+125°C				

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

#### TABLE 18-1: COMPARATOR SPECIFICATIONS

<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).								
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments	
D300	VIOFF	Input Offset Voltage	_	± 5.0	± 10	mV		
D301	VICM	Input Common Mode Voltage*	0	_	Vdd - 1.5	V		
D302	CMRR	Common Mode Rejection Ratio*	55	_	—	dB		
300 300A	Tresp	Response Time <sup>(1)*</sup>	_	150	400 600	ns ns	PIC16F7X7 PIC16LF7X7	
301	TMC2OV	Comparator Mode Change to Output Valid*	—	—	10	μS		
	These n	arameters are characterized but not	tested	•	•		•	

These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 18-2: VOLTAGE REFERENCE SPECIFICATIONS

<b>Operating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).									
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments		
D310	VRES	Resolution	Vdd/24		Vdd/32	LSb			
D311	VRAA	Absolute Accuracy	_		1/4 1/2	LSb LSb	Low Range (CVRR = 1) High Range (CVRR = 0)		
D312	VRur	Unit Resistor Value (R)*	—	2k	—	Ω			
310	TSET	Settling Time <sup>(1)*</sup>	_		10	μS			

\* These parameters are characterized but not tested.

**Note 1:** Settling time measured while CVRR = 1 and CVR<3:0> transition from '0000' to '1111'.

#### FIGURE 18-3: LOW-VOLTAGE DETECT CHARACTERISTICS



#### TABLE 18-3: LOW-VOLTAGE DETECT CHARACTERISTICS

#### Standard Operating Conditions (unless otherwise stated)

 $\begin{array}{ll} \mbox{Operating temperature} & -40^\circ C \leq T A \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C & \leq T A \leq +125^\circ C \mbox{ for extended} \end{array}$ 

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
D420	Vlvd	LVD Voltage on VDD	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved
	Transition High-to-Low	LVDL<3:0> = 0001	1.96	2.06	2.16	V	$T \ge 25^{\circ}C$	
			LVDL<3:0> = 0010	2.16	2.27	2.38	V	$T \ge 25^{\circ}C$
			LVDL<3:0> = 0011	2.35	2.47	2.59	V	$T \ge 25^{\circ}C$
			LVDL<3:0> = 0100	2.43	2.56	2.69	V	
			LVDL<3:0> = 0101	2.64	2.78	2.92	V	
			LVDL<3:0> = 0110	2.75	2.89	3.03	V	
			LVDL<3:0> = 0111	2.95	3.1	3.26	V	
			LVDL<3:0> = 1000	3.24	3.41	3.58	V	
			LVDL<3:0> = 1001	3.43	3.61	3.79	V	
			LVDL<3:0> = 1010	3.53	3.72	3.91	V	
			LVDL<3:0> = 1011	3.72	3.92	4.12	V	
			LVDL<3:0> = 1100	3.92	4.13	4.34	V	
			LVDL<3:0> = 1101	4.11	4.33	4.55	V	
			LVDL<3:0> = 1110	4.41	4.64	4.87	V	

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	И		28			
Pitch	е		1.27 BSC			
Overall Height	A	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E		10.30 BSC			
Molded Package Width	E1		7.50 BSC			
Overall Length	D		17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.40 REF			
Lead Angle	O	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18 - 0.33				
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

NOTES: