



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf767-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 2.2.2.7 PIR2 Register

The PIR2 register contains the flag bits for the CCP2 interrupt.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (ADDRESS 0Dh)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0			
	OSFIF	CMIF	LVDIF	—	BCLIF	—	CCP3IF	CCP2IF			
	bit 7							bit 0			
bit 7	<b>OSFIF:</b> Os	cillator Fail I	nterrupt Flag	ı bit							
	•	n oscillator fa n clock opera		put has char	nged to INT	RC (must be	e cleared in	software)			
bit 6	CMIF: Con	nparator Inte	errupt Flag bi	t							
	<ul> <li>1 = Comparator input has changed (must be cleared in software)</li> <li>0 = Comparator input has not changed</li> </ul>										
bit 5	LVDIF: Lov	w-Voltage De	etect Interrup	ot Flag bit							
				low the specter of the specter of the specter of the specific term of term			be cleared	in software)			
bit 4	Unimplem	ented: Read	<b>d as</b> '0'								
bit 3	BCLIF: Bu	s Collision Ir	nterrupt Flag	bit							
		collision has s collision ha		the SSP whe	n configure	d for I <sup>2</sup> C Ma	aster mode				
bit 2	Unimplem	ented: Read	<b>d as</b> '0'								
bit 1	CCP3IF: C	CP3 Interru	pt Flag bit								
		1 register ca	apture occurr capture occu	ed (must be rred	cleared in s	oftware)					
		1 register co	ompare matc compare mat	h occurred (n ch occurred	nust be clea	ared in softw	vare)				
	<u>PWM mod</u> Unused in	_									
bit 0	CCP2IF: C	CP2 Interru	ot Flag bit								
		1 register ca	apture occurr capture occu	ed (must be rred	cleared in s	oftware)					
		1 register co	ompare matc compare mat	h occurred (r ch occurred	nust be clea	ared in softw	vare)				
	<u>PWM mod</u> Unused.	<u>e:</u>									
	Legend:										
	R = Reada	able bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	· '0'			

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

#### 4.0 OSCILLATOR CONFIGURATIONS

#### 4.1 Oscillator Types


The PIC16F7X7 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2:FOSC0) to select one of these eight modes (modes 5-8 are new PIC16 oscillator configurations):

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. RC External Resistor/Capacitor with FOSC/4 output on RA6
- 5. RCIO External Resistor/Capacitor with I/O on RA6
- 6. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 7. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 8. ECIO External Clock with I/O on RA6

#### 4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (see Figure 4-1 and Figure 4-2). The PIC16F7X7 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

#### FIGURE 4-1: CRYSTAL OPERATION (HS, XT OR LP OSC CONFIGURATION)



# TABLE 4-1:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR (FOR<br/>DESIGN GUIDANCE ONLY)

Osc Type	Crystal	Typical Capa Tes		
	Freq	C1	C2	
LP	32 kHz	33 pF	33 pF	
	200 kHz	15 pF	15 pF	
XT	200 kHz	56 pF	56 pF	
	1 MHz	15 pF	15 pF	
	4 MHz	15 pF	15 pF	
HS	4 MHz	15 pF	15 pF	
	8 MHz	15 pF	15 pF	
	20 MHz	15 pF	15 pF	

#### Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
  - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.


## PIC16F7X7

FIGURE 5-1: BLOCK DIAGRAM OF RA0/AN0:RA1/AN1 PINS










#### 5.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings and to **Section 16.1 "Read-Modify-Write Operations"** for additional information on read-modify-write operations.


#### FIGURE 5-16: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<2:0>, RC<7:5> PINS



 Peripheral OE (Output Enable) is only activated if Peripheral Select is active.

#### FIGURE 5-17:

#### PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE) RC<4:3> PINS



REGISTER 5-1:	TRISE RE	GISTER (A	DDRESS 8	39h)							
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1			
	IBF	OBF	IBOV	PSPMODE	_(1)	TRISE2	TRISE1	TRISE0			
	bit 7							bit 0			
bit 7		ave Port Sta		bits:							
	-	Buffer Full Sta		e waiting to be	road by the	CDU					
		<ul> <li>1 = A word has been received and is waiting to be read by the CPU</li> <li>0 = No word has been received</li> </ul>									
bit 6	OBF: Outp	ut Buffer Full	Status bit								
		-		eviously writter	n word						
bit 5		tput buffer ha		ı bit (in Micropro							
Dit 5				usly input word		,	ust be clea	red in			
	softwa										
	0 = No ove	erflow occurre	ed								
bit 4		: Parallel Sla		le Select bit							
		l Slave Port r al Purpose I/0									
bit 3		ented: Read									
bit 0	•			state of the TR	ISE3 bit has	no effect a	nd will alwa	vs read '1'			
bit 2		ta Direction	-								
				RE2/CS/AN7							
	1 = Input		·								
	0 = Output										
bit 1		irection Cont	rol bit for pin	RE1/WR/AN6							
	1 = Input										
bit 0			ol hit for nin	RE0/RD/AN5							
DILU	1 = Input			REU/RD/ANS							
	0 = Output										
	Legend:										
	R = Reada	ıble bit	W = W	ritable bit	U = Unimpl	emented bi	t, read as '	0'			

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR


x = Bit is unknown

#### 7.6 Timer1 Oscillator

A crystal oscillator circuit is built between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during all power-managed modes. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

#### FIGURE 7-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR



### TABLE 7-1:CAPACITOR SELECTION FOR<br/>THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF

- **Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.
  - **2:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - **4:** Capacitor values are for design guidance only.


#### 7.7 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single sided PCB or in addition to a ground plane.





#### 7.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special event triggers from the CCP1									
	module will not set interrupt flag bit,									
	TMR1IF	(PIR	1<0>	>).						

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

### PIC16F7X7

NOTES:

#### 8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt, latched in flag bit, TMR2IF (PIR1<1>).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

Additional information on timer modules is available in the *"PIC<sup>®</sup> Mid-Range MCU Family Reference Manual"* (DS33023).

#### 8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

#### 8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module which optionally uses it to generate the shift clock.

#### FIGURE 8-1: TIMER2 BLOCK DIAGRAM



### PIC16F7X7

REGISTER 9-1:	CCPxCON	I: CCPx C		REGISTER	(ADDRES	S 17h, 1DI	h, <b>97h)</b>				
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0			
	bit 7							bit 0			
bit 7-6	Unimplem	ented: Rea	<b>d as</b> '0'								
bit 5-4	CCPxX:CC	CCPxX:CCPxY: PWM Least Significant bits									
	Capture mo	apture mode:									
	Unused.	Compare mode:									
	Unused.										
	<u>PWM mode</u>	_	I She of the	PWM duty of	vola Tha ai	aht MShe a	re found in (				
bit 3-0			CPx Mode S	•		grit MODS al					
	0000 = Cap 0100 = Cap 0101 = Cap 0110 = Cap 0111 = Cap 1000 = Con 1001 = Con 1010 = Con 1010 = Con 1011 = Con 1011 = Con CC is e 11xx = PW	oture/Compa oture mode, oture mode, oture mode, oture mode, mpare mode mpare mode affected) mpare mode P1 clears Ti mabled)	are/PWM dis every falling every rising every 4th ri every 16th e, set output e, clear outp e, generate s e, trigger spe	sabled (rese g edge l edge sing edge	CCPxIF bit is (CCPxIF bit errupt on ma	s set) is set) tch (CCPxIF s set, CCPx	pin is unaffe	ected);			
	Legend:										
	R = Reada	able bit	VV = V	Vritable bit	U = Unii	mplemented	bit, read as	'0'			

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

REGISTER 10-2:	SSPCON:	MSSP CO	NTROL (S	PI MODE)	REGISTE	R 1 (ADDR	ESS 14h)				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
	bit 7							bit 0			
bit 7			Detect bit (7		• ·						
		<ul> <li>The SSPBUF register is written while it is still transmitting the previous word.</li> <li>(Must be cleared in software.)</li> </ul>									
	•	(Must be cleared in software.) D = No collision									
bit 6	SSPOV: R	eceive Over	flow Indicate	or bit							
	SPI Slave i										
			ived while th ita in SSPSF								
			PBUF, even i								
	•	be cleared in	n software.)	-	-		-				
	0 = No ove										
	Note:		mode, the on) is initiated					eption (and			
bit 5	SSPEN: SV		Serial Port E			or register					
	-		and configu		DO, SDI and	I SS as seria	al port pins				
	0 = Disable	es serial por	t and configu	ures these p	ins as I/O po	ort pins					
	Note:	When enab	oled, these p	ins must be	properly co	nfigured as	input or outp	out.			
bit 4		k Polarity Se									
			is a high lev is a low leve								
bit 3-0			hronous Ser	-	e Select hits	2					
Sit 0 0			e, clock = S				can be used	as I/O pin.			
	0100 = SP	I Slave mod	e, clock = S	CK pin. SS	pin control e			•			
			de, clock = $\frac{1}{2}$ de, clock = $\frac{1}{2}$		t/2						
			de, clock = $1$								
			de, clock = l								
	Note:	Bit combina I <sup>2</sup> C mode c	ations not sp only.	ecifically lis	ted here are	e either rese	rved or impl	emented in			
	Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 12.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable <u>acquisition</u> time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

#### 12.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module, RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 12-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clo	ck Source (TAD)	
Operation	ADCS2:ADCS1:ADCS0	Maximum Device Frequency
2 Tosc	000	1.25 MHz
4 Tosc	100	2.5 MHz
8 Tosc	001	5 MHz
16 Tosc	101	10 MHz
32 Tosc	010	20 MHz
64 Tosc	110	20 MHz
RC <sup>(1,2,3)</sup>	x11	(Note 1)

#### TABLE 12-1: TAD vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

Note 1: The RC source has a typical TAD time of 4  $\mu$ s but can vary between 2-6  $\mu$ s.

**2:** When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 18.0 "Electrical Characteristics".

TABLE 10-2: PICTOF/X/INSTRUCTION SET	TABLE 16-2:	PIC16F7X7 INSTRUCTION SET
--------------------------------------	-------------	---------------------------

Mnem	onic,	Description	Cycles		14-Bit	Opcode	)	Status	Notes
Opera	Operands		Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE REGIS		RATION	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1:	When an	I/O register is modified as a function of itself (e.g	., MOVF P	ORTB,	1), the	value u	used wil	l be that val	ue

present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**Note:** Additional information on the mid-range instruction set is available in the "PIC<sup>®</sup> Mid-Range MCU Family Reference Manual" (DS33023).

RLF	Rotate Left f through Carry							
Syntax:	[ <i>label</i> ] RLF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$							
Operation:	See description below							
Status Affected:	C							
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.							

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler}, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The Power-Down status bit, PD, is cleared. Time-out status bit, TO, is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RETURN	Return from Subroutine						
Syntax:	[label] RETURN						
Operands:	None						
Operation:	$TOS \rightarrow PC$						
Status Affected:	None						
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.						

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from Literal
Syntax:	[ <i>label</i> ] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[ <i>label</i> ] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(f) - (W) \rightarrow (destination)$
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

#### 18.2 DC Characteristics: Power-Down and Supply Current PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial) (Continued)

PIC16LF7 (Indus	<b>737/747/767/777</b> strial)		•	ating Co erature	l) Irial				
	<b>37/747/767/777</b> strial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	Units		Conditions			
	Module Differential Currer	nts (∆lw	от, ∆ <b>іво</b>	R, ∆İLVD	, $\Delta$ IOSCB, $\Delta$ IAD)				
D025	Timer1 Oscillator	1.7	2.3	μA	-40°C				
(∆IOSCB)		1.8	2.3	μΑ	+25°C	VDD = 2.0V			
		2.0	2.3	μΑ	+85°C				
		2.2	3.8	μΑ	-40°C				
		2.6	3.8	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1		
		2.9	3.8	μA	+85°C				
		3.0	6.0	μΑ	-40°C				
		3.2	6.0	μΑ	+25°C	VDD = 5.0V			
		3.4	7.0	μΑ	+85°C				
D026	A/D Converter	0.001	2.0	μΑ	-40°C to +85°C	VDD = 2.0V			
(∆IAD)		0.001	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, Sleep, not converting		
		0.003	2.0	μΑ	-40°C to +85°C	VDD = 5.0V	A/D on, Sleep, not converting		
	Extended devices	4	8	mA	-40°C to +125°C	VDD = 5.0V			

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).


2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .




#### TABLE 18-13: AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
120	TCKH2DTV	<u>SYNC XMIT (MASTER &amp; SLAVE)</u> Clock High to Data Out Valid	PIC16F7X7		_	80	ns	
			PIC16LF7X7	_	_	100	ns	
121	TCKRF	Clock Out Rise Time and Fall Time	PIC16F7X7	_	_	45	ns	
		(Master mode)	PIC16LF7X7	_		50	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	PIC16F7X7	_		45	ns	
			PIC16LF7X7		—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 18-19: AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 18-14: AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER & SLAVE) Data Setup before CK $\downarrow$ (DT setup time)	15	_		ns	
126	TCKL2DTL	Data Hold after CK $\downarrow$ (DT hold time)	15	—	_	ns	


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Example

### 20.0 PACKAGING INFORMATION

#### 20.1 Package Marking Information

28-Lead SPDIP (.300")



#### APPENDIX A: REVISION HISTORY

#### **Revision A (June 2003)**

This is a new data sheet. However, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390) or the PIC16F87X devices (DS30292).

#### **Revision B (November 2003)**

This revision includes updates to the Electrical Specifications in Section 18.0 "Electrical Characteristics" and minor corrections to the data sheet text.

#### **Revision C (October 2004)**

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 19.0 "DC and AC Characteristics Graphs and Tables" have been updated and there have been minor corrections to the data sheet text.

#### **Revision D (January 2013)**

Added a note to each package drawing.

#### APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DEVICE DIF	FERENCES			
Difference	PIC16F737	PIC16F747	PIC16F767	PIC16F777
Flash Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	368	368	368	368
I/O Ports	3	5	3	5
A/D	11 channels, 10 bits	14 channels, 10 bits	11 channels, 10 bits	14 channels, 10 bits
Parallel Slave Port	No	Yes	No	Yes
Interrupt Sources	16	17	16	17
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin QFN 44-pin TQFP

MSSP (I <sup>2</sup> C Mode)	,
MSSP (SPI Mode)	
On-Chip Reset Circuit	,
OSC1/CLKI/RA7 Pin	L
OSC2/CLKO/RA6 Pin	
PIC16F737 and PIC16F767	
PIC16F747 and PIC16F7777	
PORTC (Peripheral Output Override)	
RC<2:0>, RC<7:5> Pins	5
PORTC (Peripheral Output Override)	<i>,</i>
RC<4:3> Pins	5
PORTD (In I/O Port Mode)	
PORTD and PORTE (Parallel Slave Port)	
PORTE (In I/O Port Mode)	
PWM Mode	
RA0/AN0:RA1/AN1 Pins	
RA2/AN2/VREF-/CVREF Pin	
RA3/AN3/VREF+ Pin	
RA4/T0CKI/C1OUT Pin	
RA5/AN4/LVDIN/SS/C2OUT Pin	
RB0/INT/AN12 Pin	
RB1/AN10 Pin	
RB2/AN8 Pin	
RB3/CCP2/AN9 Pin	
RB4/AN11 Pin	
RB5/AN13/CCP3 Pin61	
RB6/PGC Pin	
RB7/PGD Pin	
Recommended MCLR Circuit	
System Clock	
Timer0/WDT Prescaler73	
Timer1	
Timer2	
Watchdog Timer (WDT)	
BOR. See Brown-out Reset.	
BRG. See Baud Rate Generator.	
BRGH Bit	5
Brown-out Reset (BOR) 169, 172, 173, 179, 180	
, , , , , , , , , , , , , , , , , , , ,	

### С

C Compilers
MPLAB C18202
Capture/Compare/PWM (CCP)87
Capture Mode89
CCP Pin Configuration89
Prescaler
Compare Mode 89
CCP Pin Configuration90
Software Interrupt Mode90
Special Event Trigger90
Special Event Trigger Output
Timer1 Mode Selection90
Interaction of Two CCP Modules87
PWM Mode91
Duty Cycle91
Example Frequencies and Resolutions
Period91
Setup for Operation92
Registers Associated with Capture, Compare and
Timer190
Registers Associated with PWM and Timer292
Timer Resources87
CCP1 Module87
CCP2 Module
CCP3 Module
CCPR1H Register

CCPR1L Register	87
CCPR2H Register	
CCPR2L Register	
CCPR3H Register	
CCPR3L Register	
CCPxM<3:0> Bits	
CCPxX and CCPxY Bits	
Clock Sources	
Selection Using OSCCON Register	
Clock Switching	
Modes (table)	
Transition and the Watchdog Timer	
Code Examples	
Call of a Subroutine in Page 1 from Page 0	
Changing Between Capture Prescalers	89
Changing Prescaler Assignment from WDT	
to Timer0	
Flash Program Read	
Implementing a Real-Time Clock Using a	
Timer1 Interrupt Service	
Indirect Addressing	
Initializing PORTA	
Loading the SSPBUF (SSPSR) Register	
Reading a 16-bit Free Running Timer	
Saving Status and W Registers in RAM	
Writing a 16-bit Free Running Timer	
Code Protection	
Comparator Module Analog Input Connection Considerations	
Associated Registers	
Configuration Effects of a Reset	
Interrupts	
Operation	
•	
Operation During Sleep Outputs	
Reference	
External Signal	
Internal Signal	
Response Time	
Comparator Specifications	
Comparator Voltage Reference	
Associated Registers	
Computed GOTO	
•	
Configuration Bits	160
Configuration Bits	
Conversion Considerations	266
Conversion Considerations Crystal and Ceramic Resonators	266 33
Conversion Considerations Crystal and Ceramic Resonators Customer Change Notification Service	266 33 275
Conversion Considerations Crystal and Ceramic Resonators	266 33 275 275

#### D

Data Memory	15
Bank Select (RP1:RP0 Bits)	15
General Purpose Registers	15
Map for PIC16F737 and PIC16F767	
Map for PIC16F747 and PIC16F777	17
Special Function Registers	
DC and AC Characteristics	
Graphs and Tables	235
DC Characteristics	207, 216
Internal RC Accuracy	215
Power-Down and Supply Current	208
Development Support	201

#### READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
From	: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
	cation (optional):				
Woul	d you like a reply?YN				
Devic	ce: PIC16F7X7	Literature Number: DS30498D			
Questions:					
1. V	Vhat are the best features of this document?				
2. ⊢	2. How does this document meet your hardware and software development needs?				
_					
_					
3. C	3. Do you find the organization of this document easy to follow? If not, why?				
—					
4 14		house the structure and subject?			
4. V	Vhat additions to the document do you think would en	nance the structure and subject?			
5. V	. What deletions from the document could be made without affecting the overall usefulness?				
0					
_					
6. Is	s there any incorrect or misleading information (what a	and where)?			
_					
7. ⊢	low would you improve this document?				
_					