



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 10MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 25  |
| Program Memory Size        | 14KB (8K x 14)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 368 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V   |
| Data Converters            | A/D 11x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 28-SPDIP  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lf767-i-sp">https://www.e-xfl.com/product-detail/microchip-technology/pic16lf767-i-sp</a> |


# PIC16F7X7

## Pin Diagrams


### PDIP, SOIC, SSOP (28-pin)



### QFN (28-pin)



### QFN (44-pin)<sup>(1)</sup>



**Note 1:** For the QFN package, it is recommended that the bottom pad be connected to VSS.

**Note 2:** Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

# PIC16F7X7

## Table of Contents

|                   |  |     |
|-------------------|--|-----|
| 1.0               | Device Overview .....  | 5   |
| 2.0               | Memory Organization .....  | 15  |
| 3.0               | Reading Program Memory .....   | 31  |
| 4.0               | Oscillator Configurations .....  | 33  |
| 5.0               | I/O Ports .....  | 49  |
| 6.0               | Timer0 Module .....  | 73  |
| 7.0               | Timer1 Module .....  | 77  |
| 8.0               | Timer2 Module .....  | 85  |
| 9.0               | Capture/Compare/PWM Modules .....  | 87  |
| 10.0              | Master Synchronous Serial Port (MSSP) Module .....                                 | 93  |
| 11.0              | Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) ..... | 133 |
| 12.0              | Analog-to-Digital Converter (A/D) Module .....                                     | 151 |
| 13.0              | Comparator Module .....  | 161 |
| 14.0              | Comparator Voltage Reference Module .....  | 167 |
| 15.0              | Special Features of the CPU .....  | 169 |
| 16.0              | Instruction Set Summary .....  | 193 |
| 17.0              | Development Support .....  | 201 |
| 18.0              | Electrical Characteristics .....   | 205 |
| 19.0              | DC and AC Characteristics Graphs and Tables .....                                  | 235 |
| 20.0              | Packaging Information .....  | 249 |
| Appendix A:       | Revision History .....   | 265 |
| Appendix B:       | Device Differences .....   | 265 |
| Appendix C:       | Conversion Considerations .....  | 266 |
| The Microchip     | Web Site .....   | 275 |
| Customer Change   | Notification Service .....   | 275 |
| Customer Support  | .....  | 275 |
| Reader Response   | .....  | 276 |
| PIC16F7X7 Product | Identification System .....  | 277 |

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at [docerrors@microchip.com](mailto:docerrors@microchip.com) or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### Customer Notification System

Register on our web site at [www.microchip.com](http://www.microchip.com) to receive the most current information on all of our products.

## 7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

The Timer1 oscillator can be used as a secondary clock source in low-power modes. When the T1RUN bit is set along with SCS<1:0> = 01, the Timer1 oscillator is providing the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

## 7.1 Timer1 Operation

Timer1 can operate in one of three modes:

- as a Timer
- as a Synchronous Counter
- as an Asynchronous Counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP1 module as the special event trigger (see **Section 9.4 "Capture Mode"**). Register 7-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC0/T1OSO/T1CKI and RC1/T1OSI/CCP2 pins become inputs. That is, the TRISB<7:6> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the *"PIC® Mid-Range MCU Family Reference Manual"* (DS33023).

# PIC16F7X7

## 7.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other Reset, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

## 7.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

## 7.11 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 7.6 “Timer1 Oscillator”**) gives users the option to include RTC functionality in their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a

battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, `RTCIsr`, shown in Example 7-3, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a `BSF` instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (`PIE1<0> = 1`) as shown in the routine, `RTCinit`. The Timer1 oscillator must also be enabled and running at all times.

### EXAMPLE 7-3: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE

|         |         |              |   |
|---------|---------|--------------|---|
| RTCinit | BANKSEL | TMR1H        |   |
|         | MOVLW   | 0x80         | ; Preload TMR1 register pair                  |
|         | MOVWF   | TMR1H        | ; for 1 second overflow                       |
|         | CLRF    | TMR1L        |   |
|         | MOVLW   | b'00001111'  | ; Configure for external clock,               |
|         | MOVWF   | T1CON        | ; Asynchronous operation, external oscillator |
|         | CLRF    | secs         | ; Initialize timekeeping registers            |
|         | CLRF    | mins         |   |
|         | MOVLW   | .12          |   |
|         | MOVWF   | hours        |   |
|         | BANKSEL | PIE1         |   |
|         | BSF     | PIE1, TMR1IE | ; Enable Timer1 interrupt                     |
|         | RETURN  |              |   |
| RTCIsr  | BANKSEL | TMR1H        |   |
|         | BSF     | TMR1H, 7     | ; Preload for 1 sec overflow                  |
|         | BCF     | PIR1, TMR1IF | ; Clear interrupt flag                        |
|         | INCF    | secs, F      | ; Increment seconds                           |
|         | MOVF    | secs, w      |   |
|         | SUBLW   | .60          |   |
|         | BTFSS   | STATUS, Z    | ; 60 seconds elapsed?                         |
|         | RETURN  |              | ; No, done                                    |
|         | CLRF    | seconds      | ; Clear seconds                               |
|         | INCF    | mins, f      | ; Increment minutes                           |
|         | MOVF    | mins, w      |   |
|         | SUBLW   | .60          |   |
|         | BTFSS   | STATUS, Z    | ; 60 seconds elapsed?                         |
|         | RETURN  |              | ; No, done                                    |
|         | CLRF    | mins         | ; Clear minutes                               |
|         | INCF    | hours, f     | ; Increment hours                             |
|         | MOVF    | hours, w     |   |
|         | SUBLW   | .24          |   |
|         | BTFSS   | STATUS, Z    | ; 24 hours elapsed?                           |
|         | RETURN  |              | ; No, done                                    |
|         | CLRF    | hours        | ; Clear hours                                 |
|         | RETURN  |              | ; Done  |

# PIC16F7X7

**REGISTER 8-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)**

|       |         |         |         |         |        |         |         |
|-------|---------|---------|---------|---------|--------|---------|---------|
| U-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0  | R/W-0   | R/W-0   |
| —     | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 |         |         |         |         |        |         | bit 0   |

- bit 7 **Unimplemented:** Read as '0'
- bit 6-3 **TOUTPS3:TOUTPS0:** Timer2 Output Postscale Select bits  
 0000 = 1:1 Postscale  
 0001 = 1:2 Postscale  
 0010 = 1:3 Postscale  
 •  
 •  
 •  
 1111 = 1:16 Postscale
- bit 2 **TMR2ON:** Timer2 On bit  
 1 = Timer2 is on  
 0 = Timer2 is off
- bit 1-0 **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits  
 00 = Prescaler is 1  
 01 = Prescaler is 4  
 1x = Prescaler is 16

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

**TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

| Address                 | Name   | Bit 7                  | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1   | Bit 0   | Value on:<br>POR, BOR | Value on<br>all other<br>Resets |
|-------------------------|--------|------------------------|---------|---------|---------|---------|--------|---------|---------|-----------------------|---------------------------------|
| 0Bh, 8Bh,<br>10Bh, 18Bh | INTCON | GIE                    | PEIE    | TMR0IE  | INT0IE  | RBIE    | TMR0IF | INT0IF  | RBIF    | 0000 000x             | 0000 000u                       |
| 0Ch                     | PIR1   | PSPIF <sup>(1)</sup>   | ADIF    | RCIF    | TXIF    | SSPIF   | CCP1IF | TMR2IF  | TMR1IF  | 0000 0000             | 0000 0000                       |
| 8Ch                     | PIE1   | PSPIE <sup>(1)</sup>   | ADIE    | RCIE    | TXIE    | SSPIE   | CCP1IE | TMR2IE  | TMR1IE  | 0000 0000             | 0000 0000                       |
| 11h                     | TMR2   | Timer2 Module Register |         |         |         |         |        |         |         | 0000 0000             | 0000 0000                       |
| 12h                     | T2CON  | —                      | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000             | -000 0000                       |
| 92h                     | PR2    | Timer2 Period Register |         |         |         |         |        |         |         | 1111 1111             | 1111 1111                       |

**Legend:** x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

**Note 1:** Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

## 10.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

### 10.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C™)
  - Full Master mode
  - Slave mode (with general address call)

The I<sup>2</sup>C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

### 10.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or I<sup>2</sup>C mode.

Additional details are provided under the individual sections.

### 10.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) – RC5/SDO
- Serial Data In (SDI) – RC4/SDI/SDA
- Serial Clock (SCK) – RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

- Slave Select ( $\overline{SS}$ ) – RA5/AN4/LVDIN/ $\overline{SS}$ /C2OUT

Figure 10-1 shows the block diagram of the MSSP module when operating in SPI mode.

**FIGURE 10-1: MSSP BLOCK DIAGRAM (SPI MODE)**



# PIC16F7X7

## 10.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit ( $\overline{\text{ACK}}$  bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set and while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 10-15).

**FIGURE 10-15: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS MODE)**





## 10.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Condition Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


**Note:** If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.

### 10.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.

**FIGURE 10-19: FIRST START BIT TIMING**



# PIC16F7X7

## REGISTER 11-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0  | R-0  | R-x   |
|-------|-------|-------|-------|-------|------|------|-------|
| SPEN  | RX9   | SREN  | CREN  | ADDEN | FERR | OERR | RX9D  |
| bit 7 |       |       |       |       |      |      | bit 0 |

- bit 7 **SPEN:** Serial Port Enable bit  
 1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)  
 0 = Serial port disabled
- bit 6 **RX9:** 9-bit Receive Enable bit  
 1 = Selects 9-bit reception  
 0 = Selects 8-bit reception
- bit 5 **SREN:** Single Receive Enable bit  
Asynchronous mode:  
 Don't care.  
Synchronous mode – Master:  
 1 = Enables single receive  
 0 = Disables single receive  
 This bit is cleared after reception is complete.  
Synchronous mode – Slave:  
 Don't care.
- bit 4 **CREN:** Continuous Receive Enable bit  
Asynchronous mode:  
 1 = Enables continuous receive  
 0 = Disables continuous receive  
Synchronous mode:  
 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)  
 0 = Disables continuous receive
- bit 3 **ADDEN:** Address Detect Enable bit  
Asynchronous mode 9-bit (RX9 = 1):  
 1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8> is set  
 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit
- bit 2 **FERR:** Framing Error bit  
 1 = Framing error (can be updated by reading RCREG register and receiving next valid byte)  
 0 = No framing error
- bit 1 **OERR:** Overrun Error bit  
 1 = Overrun error (can be cleared by clearing bit CREN)  
 0 = No overrun error
- bit 0 **RX9D:** 9th bit of Received Data  
 Can be parity bit but must be calculated by user firmware.

### Legend:

|                   |                  |  |
|-------------------|------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared    x = Bit is unknown |

# PIC16F7X7

## REGISTER 12-3: ADCON2: A/D CONTROL REGISTER 2 (ADDRESS 9Bh)

| U-0   | U-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0   | U-0 |
|-------|-----|-------|-------|-------|-----|-------|-----|
| —     | —   | ACQT2 | ACQT1 | ACQT0 | —   | —     | —   |
| bit 7 |     |       |       |       |     | bit 0 |     |

bit 7-6 **Unimplemented:** Read as '0'

bit 5-3 **ACQT<2:0>:** A/D Acquisition Time Select bits

000 = 0<sup>(1)</sup>  
 001 = 2 TAD  
 010 = 4 TAD  
 011 = 6 TAD  
 100 = 8 TAD  
 101 = 12 TAD  
 110 = 16 TAD  
 111 = 20 TAD

**Note 1:** If the A/D clock source is selected as RC, a time of T<sub>CY</sub> is added before the A/D clock starts. This allows the *SLEEP* instruction to be executed.

bit 2-0 **Unimplemented:** Read as '0'

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (V<sub>DD</sub> and V<sub>SS</sub>) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 12-1.

## REGISTER 15-2: CONFIGURATION WORD REGISTER 2 (ADDRESS 2008h)

|        |     |     |     |     |     |     |        |     |     |     |     |       |       |
|--------|-----|-----|-----|-----|-----|-----|--------|-----|-----|-----|-----|-------|-------|
| U-1    | U-1 | U-1 | U-1 | U-1 | U-1 | U-1 | R/P-1  | U-1 | U-1 | U-1 | U-1 | R/P-1 | R/P-1 |
| —      | —   | —   | —   | —   | —   | —   | BORSEN | —   | —   | —   | —   | IESO  | FCMEN |
| bit 13 |     |     |     |     |     |     |        |     |     |     |     |       | bit 0 |

bit 13-7 **Unimplemented:** Read as '1'

bit 6 **BORSEN:** Brown-out Reset Software Enable bit  
Refer to Configuration Word Register 1, bit 6 for the function of this bit.

bit 5-2 **Unimplemented:** Read as '1'

bit 1 **IESO:** Internal External Switchover bit  
1 = Internal External Switchover mode enabled  
0 = Internal External Switchover mode disabled

bit 0 **FCMEN:** Fail-Safe Clock Monitor Enable bit  
1 = Fail-Safe Clock Monitor enabled  
0 = Fail-Safe Clock Monitor disabled

### Legend:

|                   |                  |  |
|-------------------|------------------|--|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared      x = Bit is unknown |

# PIC16F7X7

## 15.2 Reset


The PIC16F7X7 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- $\overline{\text{MCLR}}$  Reset during normal operation
- $\overline{\text{MCLR}}$  Reset during Sleep
- WDT Reset during normal operation
- WDT Wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a “Reset state” on Power-on Reset (POR), on the  $\overline{\text{MCLR}}$  and WDT Reset, on  $\overline{\text{MCLR}}$  Reset during Sleep and Brown-out Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different Reset situations, as indicated in Table 15-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR or wake-up from Sleep, the CPU requires approximately 5-10  $\mu\text{s}$  to become ready for code execution. This delay runs in parallel with any other timers. See Table 15-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 15-1.

**FIGURE 15-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**



## 18.2 DC Characteristics: Power-Down and Supply Current

### PIC16F737/747/767/777 (Industrial, Extended)

### PIC16LF737/747/767/777 (Industrial) (Continued)

| PIC16LF737/747/767/777<br>(Industrial)          |                                       | Standard Operating Conditions (unless otherwise stated) |     |   |            |            |  |
|---|---------------------------------------|---|-----|---|------------|------------|--|
|   |                                       | Operating temperature                                   |     | -40°C ≤ TA ≤ +85°C for industrial                                     |            |            |  |
| PIC16F737/747/767/777<br>(Industrial, Extended) |                                       | Standard Operating Conditions (unless otherwise stated) |     |   |            |            |  |
|   |                                       | Operating temperature                                   |     | -40°C ≤ TA ≤ +85°C for industrial<br>-40°C ≤ TA ≤ +125°C for extended |            |            |  |
| Param No.                                       | Device                                | Typ   | Max | Units   | Conditions |            |  |
|   | Supply Current (IDD) <sup>(2,3)</sup> |   |     |   |            |            |  |
|   | PIC16LF7X7                            | 9   | 20  | μA  | -40°C      | VDD = 2.0V | Fosc = 32 kHz<br>(LP Oscillator)               |
|   |                                       | 7   | 15  | μA  | +25°C      |            |  |
|   |                                       | 7   | 15  | μA  | +85°C      |            |  |
|   | PIC16LF7X7                            | 16  | 30  | μA  | -40°C      | VDD = 3.0V |  |
|   |                                       | 14  | 25  | μA  | +25°C      |            |  |
|   |                                       | 14  | 25  | μA  | +85°C      |            |  |
|   | All devices                           | 32  | 40  | μA  | -40°C      | VDD = 5.0V |  |
|   |                                       | 26  | 35  | μA  | +25°C      |            |  |
|   |                                       | 26  | 35  | μA  | +85°C      |            |  |
|   | Extended devices                      | 35  | 53  | μA  | +125°C     |            |  |
|   | PIC16LF7X7                            | 72  | 95  | μA  | -40°C      | VDD = 2.0V | Fosc = 1 MHz<br>(RC Oscillator) <sup>(3)</sup> |
|   |                                       | 76  | 90  | μA  | +25°C      |            |  |
|   |                                       | 76  | 90  | μA  | +85°C      |            |  |
|   | PIC16LF7X7                            | 138   | 175 | μA  | -40°C      | VDD = 3.0V |  |
|   |                                       | 136   | 170 | μA  | +25°C      |            |  |
|   |                                       | 136   | 170 | μA  | +85°C      |            |  |
|   | All devices                           | 310   | 380 | μA  | -40°C      | VDD = 5.0V |  |
|   |                                       | 290   | 360 | μA  | +25°C      |            |  |
|   |                                       | 280   | 360 | μA  | +85°C      |            |  |
| Extended devices                                | 330                                   | 500   | μA  | +125°C  |            |            |  |

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to  $V_{DD}$  or  $V_{SS}$  and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
- 2:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.  
The test conditions for all  $I_{DD}$  measurements in active operation mode are:  
OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to  $V_{DD}$ ;  
MCLR =  $V_{DD}$ ; WDT enabled/disabled as specified.
- 3:** For RC oscillator configurations, current through  $R_{EXT}$  is not included. The current through the resistor can be estimated by the formula  $I_r = V_{DD}/2R_{EXT}$  (mA) with  $R_{EXT}$  in  $k\Omega$ .

# PIC16F7X7

## 18.2 DC Characteristics: Power-Down and Supply Current PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial) (Continued)

| PIC16LF737/747/767/777<br>(Industrial)          |                                       | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature                   -40°C ≤ TA ≤ +85°C for industrial                                     |     |       |            |            |  |
|---|---------------------------------------|--|-----|-------|------------|------------|--|
| PIC16F737/747/767/777<br>(Industrial, Extended) |                                       | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature                   -40°C ≤ TA ≤ +85°C for industrial<br>-40°C ≤ TA ≤ +125°C for extended |     |       |            |            |  |
| Param No.                                       | Device                                | Typ  | Max | Units | Conditions |            |  |
|   | Supply Current (IDD) <sup>(2,3)</sup> |  |     |       |            |            |  |
|   | PIC16LF7X7                            | .950   | 1.3 | mA    | -40°C      | VDD = 3.0V | FOSC = 8 MHz<br>( <b>RC_RUN</b> mode,<br>Internal RC Oscillator) |
|   |                                       | .930   | 1.2 | mA    | +25°C      |            |  |
|   |                                       | .930   | 1.2 | mA    | +85°C      |            |  |
|   | All devices                           | 1.8  | 3.0 | mA    | -40°C      | VDD = 5.0V |  |
|   |                                       | 1.7  | 2.8 | mA    | +25°C      |            |  |
|   |                                       | 1.7  | 2.8 | mA    | +85°C      |            |  |
|   | Extended devices                      | 2.0  | 4.0 | mA    | +125°C     |            |  |
|   | PIC16LF7X7                            | 9  | 13  | μA    | -10°C      | VDD = 2.0V |  |
|   |                                       | 9  | 14  | μA    | +25°C      |            |  |
|   |                                       | 11   | 16  | μA    | +70°C      |            |  |
|   | PIC16LF7X7                            | 12   | 34  | μA    | -10°C      | VDD = 3.0V |  |
|   |                                       | 12   | 31  | μA    | +25°C      |            |  |
|   |                                       | 14   | 28  | μA    | +70°C      |            |  |
|   | All devices                           | 20   | 72  | μA    | -10°C      | VDD = 5.0V |  |
|   |                                       | 20   | 65  | μA    | +25°C      |            |  |
| 25  |                                       | 59   | μA  | +70°C |            |            |  |

**Legend:** Shading of rows is to assist in readability of the table.

- Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to V<sub>DD</sub> or V<sub>SS</sub> and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).
- 2:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.  
The test conditions for all I<sub>DD</sub> measurements in active operation mode are:  
OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to V<sub>DD</sub>;  
MCLR = V<sub>DD</sub>; WDT enabled/disabled as specified.
- 3:** For RC oscillator configurations, current through R<sub>EXT</sub> is not included. The current through the resistor can be estimated by the formula  $I_r = V_{DD}/2R_{EXT}$  (mA) with R<sub>EXT</sub> in kΩ.

# PIC16F7X7

## 18.5 Timing Parameter Symbolology

The timing parameter symbols have been created using one of the following formats:

1. TppS2ppS
2. TppS
3. TCC:ST (I<sup>2</sup>C specifications only)
4. Ts (I<sup>2</sup>C specifications only)

|          |           |   |      |
|----------|-----------|---|------|
| <b>T</b> |           |   |      |
| F        | Frequency | T | Time |

Lowercase letters (pp) and their meanings:

|           |                   |     |                                    |
|-----------|-------------------|-----|------------------------------------|
| <b>pp</b> |                   |     |                                    |
| cc        | CCP1              | osc | OSC1                               |
| ck        | CLKO              | rd  | $\overline{RD}$                    |
| cs        | $\overline{CS}$   | rw  | $\overline{RD}$ or $\overline{WR}$ |
| di        | SDI               | sc  | SCK                                |
| do        | SDO               | ss  | $\overline{SS}$                    |
| dt        | Data in           | t0  | T0CKI                              |
| io        | I/O port          | t1  | T1CKI                              |
| mc        | $\overline{MCLR}$ | wr  | $\overline{WR}$                    |


Uppercase letters and their meanings:

|                            |                          |      |                |
|----------------------------|--------------------------|------|----------------|
| <b>S</b>                   |                          |      |                |
| F                          | Fall                     | P    | Period         |
| H                          | High                     | R    | Rise           |
| I                          | Invalid (High-impedance) | V    | Valid          |
| L                          | Low                      | Z    | High-impedance |
| <b>I<sup>2</sup>C only</b> |                          |      |                |
| AA                         | output access            | High | High           |
| BUF                        | Bus free                 | Low  | Low            |

TCC:ST (I<sup>2</sup>C specifications only)

|           |                 |     |                |
|-----------|-----------------|-----|----------------|
| <b>CC</b> |                 |     |                |
| HD        | Hold            | SU  | Setup          |
| <b>ST</b> |                 |     |                |
| DAT       | DATA input hold | STO | Stop condition |
| STA       | Start condition |     |                |


FIGURE 18-4: LOAD CONDITIONS





# PIC16F7X7

**FIGURE 18-11: PARALLEL SLAVE PORT TIMING (PIC16F747/777 DEVICES ONLY)**



**TABLE 18-9: PARALLEL SLAVE PORT REQUIREMENTS (PIC16F747/777 DEVICES ONLY)**

| Param No. | Symbol   | Characteristic   | Min                                 | Typ†   | Max      | Units    | Conditions          |
|-----------|----------|--|-------------------------------------|--------|----------|----------|---------------------|
| 62        | TdTV2WRH | Data In Valid before $\overline{WR}$ ↑ or $\overline{CS}$ ↑ (setup time) | 20<br>25                            | —<br>— | —<br>—   | ns<br>ns | Extended range only |
| 63*       | TWRH2DTI | $\overline{WR}$ ↑ or $\overline{CS}$ ↑ to Data In Invalid (hold time)    | PIC16F7X7<br>20<br>PIC16LF7X7<br>35 | —<br>— | —<br>—   | ns<br>ns |                     |
| 64        | TRDL2DTV | $\overline{RD}$ ↓ and $\overline{CS}$ ↓ to Data Out Valid                | —<br>—                              | —<br>— | 80<br>90 | ns<br>ns | Extended range only |
| 65        | TRDH2DTI | $\overline{RD}$ ↑ or $\overline{CS}$ ↓ to Data Out Invalid               | 10                                  | —      | 30       | ns       |                     |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16F7X7

FIGURE 19-3: TYPICAL  $I_{DD}$  vs.  $F_{osc}$  OVER  $V_{DD}$  (XT MODE)






FIGURE 19-4: MAXIMUM  $I_{DD}$  vs.  $F_{osc}$  OVER  $V_{DD}$  (XT MODE)




# PIC16F7X7

## Package Marking Information (Continued)


40-Lead PDIP (600 mil)




Example




44-Lead TQFP (10x10x1 mm)




Example



44-Lead QFN (8x8x0.9 mm)



Example




## 20.2 Package Details

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                      |    | INCHES   |       |       |
|----------------------------|----|----------|-------|-------|
| Dimension Limits           |    | MIN      | NOM   | MAX   |
| Number of Pins             | N  | 28       |       |       |
| Pitch                      | e  | .100 BSC |       |       |
| Top to Seating Plane       | A  | –        | –     | .200  |
| Molded Package Thickness   | A2 | .120     | .135  | .150  |
| Base to Seating Plane      | A1 | .015     | –     | –     |
| Shoulder to Shoulder Width | E  | .290     | .310  | .335  |
| Molded Package Width       | E1 | .240     | .285  | .295  |
| Overall Length             | D  | 1.345    | 1.365 | 1.400 |
| Tip to Seating Plane       | L  | .110     | .130  | .150  |
| Lead Thickness             | c  | .008     | .010  | .015  |
| Upper Lead Width           | b1 | .040     | .050  | .070  |
| Lower Lead Width           | b  | .014     | .018  | .022  |
| Overall Row Spacing §      | eB | –        | –     | .430  |

**Notes:**


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

## 28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Units                    |    | MILLIMETERS |       |       |
|--------------------------|----|-------------|-------|-------|
| Dimension Limits         |    | MIN         | NOM   | MAX   |
| Number of Pins           | N  | 28          |       |       |
| Pitch                    | e  | 0.65 BSC    |       |       |
| Overall Height           | A  | –           | –     | 2.00  |
| Molded Package Thickness | A2 | 1.65        | 1.75  | 1.85  |
| Standoff                 | A1 | 0.05        | –     | –     |
| Overall Width            | E  | 7.40        | 7.80  | 8.20  |
| Molded Package Width     | E1 | 5.00        | 5.30  | 5.60  |
| Overall Length           | D  | 9.90        | 10.20 | 10.50 |
| Foot Length              | L  | 0.55        | 0.75  | 0.95  |
| Footprint                | L1 | 1.25 REF    |       |       |
| Lead Thickness           | c  | 0.09        | –     | 0.25  |
| Foot Angle               | φ  | 0°          | 4°    | 8°    |
| Lead Width               | b  | 0.22        | –     | 0.38  |

### Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B