

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 14x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf777t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







Pin Name	PDIP Pin #	QFN Pin #	TQFP Pin #	I/O/P Type	Buffer Type	Description
						PORTD is a bidirectional I/O port or Parallel Slave Port
						when interfacing to a microprocessor bus.
RD0/PSP0	19	38	38		ST/TTL ⁽³⁾	
RD0				1/O		Digital I/O. Derellel Sleve Dert dete
PSP0				1/0	o 	Parallel Slave Port data.
RD1/PSP1	20	39	39	1/0	SI/IIL®	Digital I/O
PSP1				1/O		Parallel Slave Port data.
RD2/PSP2	21	40	40		ST/TTL ⁽³⁾	
RD2				I/O		Digital I/O.
PSP2				I/O		Parallel Slave Port data.
RD3/PSP3	22	41	41		ST/TTL ⁽³⁾	
RD3				I/O		Digital I/O.
PSP3				I/O	(2)	Parallel Slave Port data.
RD4/PSP4	27	2	2	1/0	ST/TTL ⁽³⁾	District VO
RD4 PSP4				1/0		Digital I/O. Parallel Slave Port data
	20	2	2	1/0	ст/тті (3)	
RD5/FSF5	20	3	3	I/O	31/11LY	Digital I/O.
PSP5				I/O		Parallel Slave Port data.
RD6/PSP6	29	4	4		ST/TTL ⁽³⁾	
RD6				I/O		Digital I/O.
PSP6				I/O		Parallel Slave Port data.
RD7/PSP7	30	5	5		ST/TTL ⁽³⁾	
RD7				1/0		Digital I/O. Derellel Sleve Dert dete
P3P7				1/0		
		05	05		o 	POR I E is a bidirectional I/O port.
REU/RD/AN5	8	25	25	1/0	SI/IIL®	Digital I/O
RD				1/0		Read control for Parallel Slave Port.
AN5				I.		Analog input 5.
RE1/WR/AN6	9	26	26		ST/TTL ⁽³⁾	
RE1				I/O		Digital I/O.
WR				1		Write control for Parallel Slave Port.
AN6				I	(2)	Analog input 6.
RE2/CS/AN7	10	27	27	1/0	ST/TTL(3)	Digital 1/0
$\frac{RE2}{CS}$				1/0		Chip select control for Parallel Slave Port
AN7				i		Analog input 7.
Vss	—	31	_	Р	_	Analog ground reference.
Vss	12, 31	6, 30	6, 29	Р	_	Ground reference for logic and I/O pins.
Vdd	_	8	_	Р		Analog positive supply.
Vdd	11, 32	7, 28	7, 28	Р		Positive supply for logic and I/O pins.
NC	_	13, 29	12, 13, 33, 34	_	_	These pins are not internally connected. These pins should be left unconnected.
Legend: I = input			Itput	+	I/O = inpu ST = Sch	nt/output P = power

TABLE 1-3: PIC16F747 AND PIC16F777 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

This buffer is a Schmitt Trigger input when used in Serial Programming mode.
 This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

5: Pin location of CCP2 is determined by the CCPMX bit in Configuration Word Register 1.

FIGU	RE	2-2:
------	----	------

DATA MEMORY MAP FOR PIC16F737 AND THE PIC16F767

A	File Address		File Address		File Address	A	File ddre
ndirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION_REG	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h	WDTCON	105h		185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
101110	08h		88h		108h		188
PORTE	09h	TRISE	89h	LVDCON	109h		189
	0Ah	PCLATH	84h	PCLATH	10Ah	PCLATH	184
	0Bh	INTCON	88h	INTCON	10Bh	INTCON	18P
PIR1	0Ch		9Ch	PMDATA	10Ch	PMCON1	180
PIR?	0Dh		804	PMADR	10Dh		180
	0Eh		8Eh		10Fh		190
					10Eh		
	106		001	FINADALI	110h		100
	116		90n		11011		190
	106	SSPCON2	91n				
	1211		92n				
SSPBUF	1.011	SSPADD	93h				
SSPCON	14n	SSPSIAI	94h				
	15N	CCPR3L	95h				
CCPR1H	16h	CCPR3H	96h	General		General	
CCP1CON	1/h	CCP3CON	97h	Purpose		Purpose	
RCSTA	18h	TXSTA	98h	Register		Register	
TXREG	19h	SPBRG	99h	16 Bytes		To Bytes	
RCREG	1Ah		9Ah				
CCPR2L	1Bh	ADCON2	9Bh				
CCPR2H	1Ch	CMCON	9Ch				
CCP2CON	1Dh	CVRCON	9Dh				
ADRESH	1Eh	ADRESL	9Eh				
ADCON0	1Fh	ADCON1	9Fh		11Fh		19F
General Purpose Register	20h	General Purpose Register 80 Bytes	A0h EFh	General Purpose Register 80 Bytes	120h 16Fh	General Purpose Register 80 Bytes	1A0
96 Bytes	756	Accesses 70h-7Fh	FOh	Accesses 70h-7Fh	170h	Accesses 70h-7Fh	1F0
Bank 0] / ["[]	Bank 1	, F F N	Bank 2	/	Bank 3	
Unimplement	nted data i cal registe	memory locations r.	read as 'o	o'.			

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bits for the CCP2 and CCP3 peripheral interrupts.

-n = Value at POR

REGISTER 2-6:	PIE2: PER	IPHERAL	INTERRU	PT ENABLE	EREGIST	ER 2 (ADD	RESS 8D	h)
	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
	OSFIE	CMIE	LVDIE		BCLIE		CCP3IE	CCP2IE
	bit 7							bit 0
bit 7	OSFIE: Os	cillator Fail I	nterrupt Ena	ble bit				
	1 = Enable 0 = Disable	d ed						
bit 6	CMIE: Com	nparator Inte	rrupt Enable	bit				
	1 = Enable 0 = Disable	1 = Enabled 0 = Disabled						
bit 5	LVDIE: Lov	v-Voltage De	etect Interrup	ot Enable bit				
	 1 = LVD interrupt is enabled 0 = LVD interrupt is disabled 							
bit 4	Unimplem	ented: Read	d as '0'					
bit 3 BCLIE: Bus Collision Interrupt Enable bit								
	1 = Enable bus collision interrupt in the SSP when configured for I^2C Master mode 0 = Disable bus collision interrupt in the SSP when configured for I^2C Master mode							
bit 2	Unimplemented: Read as '0'							
bit 1	CCP3IE: C	CP3 Interru	ot Enable bit					
	 1 = Enables the CCP3 interrupt 0 = Disables the CCP3 interrupt 							
bit 0	CCP2IE: C	CP2 Interrup	ot Enable bit					
	 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt 							
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented l	bit, read as	'0'

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown



8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt, latched in flag bit, TMR2IF (PIR1<1>).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

Additional information on timer modules is available in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module which optionally uses it to generate the shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

EQUATION 9-3:



Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.6.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 9-4:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 9-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	OSFIF	CMIF	LVDIF	_	BCLIF		CCP3IF	CCP2IF	000- 0-00	000- 0-00
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	OSFIE	CMIE	LVDIE	—	BCLIE	_	CCP3IE	CCP2IE	000- 0-00	000- 0-00
87h	TRISC	PORTC D	ata Directior	n Register						1111 1111	1111 1111
11h	TMR2	Timer2 Mo	imer2 Module Register						0000 0000	0000 0000	
92h	PR2	Timer2 Pe	riod Registe	r						1111 1111	1111 1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/C	apture/Compare/PWM Register 1 (LSB)						uuuu uuuu		
16h	CCPR1H	Capture/C	ompare/PW	M Register	1 (MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON		—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh	CCPR2L	Capture/C	ompare/PW	M Register 2	2 (LSB)					xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/C	ompare/PW	M Register 2	2 (MSB)					xxxx xxxx	uuuu uuuu
1Dh	CCP2CON		_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
95h	CCPR3L	Capture/C	ompare/PW	M Register 3	3 (LSB)					xxxx xxxx	uuuu uuuu
96h	CCPR3H	Capture/C	ompare/PW	M Register 3	3 (MSB)					xxxx xxxx	uuuu uuuu
97h	CCP3CON	—	—	CCP3X	CCP3Y	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 0000	00 0000
Legend:	v = unknow		- hanned		nented rea	d as '0' Sha	adad calls a	are not use	hy PWM	and Timer2	

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F737/767 devices; always maintain these bits clear.

FIGURE 10-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

FIGURE 10-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



10.4 I²C Mode

The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 10-7: MSSP BLOCK DIAGRAM (I²C[™] MODE)



10.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register (SSPCON)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

10.4.4.5 Clock Synchronization and the CKP Bit

When the CKP bit is cleared, the SCL output is forced to '0'; however, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 10-12).







10.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate a receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 10.4.7** "**Baud Rate Generator**" for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required Start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

15.10.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 15-6.

15.10.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

15.11 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

15.12 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

Note: If the LVD is enabled and the BOR module is not enabled, the band gap will require a start-up time of no more than 50 μs before the band gap reference is stable. Before enabling the LVD interrupt, the user should ensure that the band gap reference voltage is stable by monitoring the IRVST bit in the LVDCON register. The LVD could cause erroneous interrupts before the band gap is stable.

15.13 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs; then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS); when the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F7X7 device operating in parallel.

Table 15-3 shows the Reset conditions for the Status, PCON and PC registers, while Table 15-4 shows the Reset conditions for all the registers.

15.14 Power Control/Status Register (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset status bit, BOR. Bit BOR is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is Power-on Reset Status bit, POR. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 16-2: PIC16F7X7 INSTRUCTION S

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	Status	Notor	
		Description		MSb			LSb	Affected	NOTES
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIC	NS			-	
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	1S				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1	When an	I/O register is modified as a function of itself (e.g.	MOVE D	ORTB	1) the	value i	ised wil	l he that val	

present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC) + 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits<10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits, \overline{TO} and \overline{PD} , are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

18.4 DC Characteristics: PIC16F737/747/767/777 (Industrial, Extended) PIC16LF737/747/767/777 (Industrial) (Continued)

DC CH/	ARACT	ERISTICS	Standard Opera Operating tempe Operating voltage Section 18.1 "Do	t ing Cor rature e VDD ra C Chara	nditions (-40°C ≤ -40°C ≤ nge as de cteristics	unless ≤ TA ≤ + ≤ TA ≤ + scribec 5".	a otherwise stated) -85°C for industrial -125°C for extended d in
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D060	lı∟	Input Leakage Current ^(2, 3) I/O ports	_	_	±1	μA	Vss \leq VPIN \leq VDD, pin at high-impedance
D061		MCLR. RA4/T0CKI	_	_	±5	uΑ	$VSS \le VPIN \le VDD$
D063		OSC1	_	_	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration
D080	Vol	Output Low Voltage I/O ports			0.6	v	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C
D083		OSC2/CLKO (RC oscillator configuration)	—	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C
			—	—	0.6	V	IoL = 1.2 mA, VDD = 4.5V, -40°C to +125°C
	Vон	Output High Voltage					
D090		I/O ports (Note 3)	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +125°C
D092		OSC2/CLKO (RC oscillator configuration)	Vdd - 0.7	_	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +125°C
			Vdd - 0.7	—	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C
D150*	Vod	Open-Drain High Voltage	_	—	12	V	RA4 pin
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	—	50	pF	
D102	Св	SCL, SDA in I ² C™ mode	—		400	pF	
		Program Flash Memory					
D130	ЕΡ	Endurance	100	1000	—	E/W	25°C at 5V
D131	Vpr	VDD for Read	2.0	—	5.5	V	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F7X7 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.



FIGURE 18-12: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)





APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

Characteristic	PIC16C7X	PIC16F87X	PIC16F7X7
Pins	28/40	28/40	28/40
Timers	3	3	3
Interrupts	11 or 12	13 or 14	16 or 17
Communication	PSP, USART, SSP (SPI, I ² C™ Master/Slave)	PSP, AUSART, MSSP (SPI, I ² C Master/Slave)	PSP, AUSART, MSSP (SPI, I ² C Master/Slave)
Frequency	20 MHz	20 MHz	20 MHz
A/D	8-bit	10-bit	10-bit
CCP	2	2	3
Program Memory	4K, 8K EPROM	4K, 8K Flash (1,000 E/W cycles)	4K, 8K Flash (100 E/W cycles)
RAM	192, 368 bytes	192, 368 bytes	368 bytes
EEPROM Data	None	128, 256 bytes	None
Other	_	In-Circuit Debugger, Low-Voltage Programming	In-Circuit Debugger

Asynchronous Pocontion with Address Dotect 1/2
ALISART Synchronous Resource (Master/Slove) 222
AUSART Synchronous Receive (Master/Siave) 232
AUSART Synchronous Transmission
(Master/Slave) 232
(11/13/16//01/202
Baud Rate Generator with Clock Arbitration
BRG Reset Due to SDA Arbitration During
Start Condition 129
Brown-out Reset 223
Die Orligie Die Deserted Otert
Bus Collision During a Repeated Start
Condition (Case 1)
Bus Collision During a Repeated Start
Condition (Case 2)130
Bus Collision During a Stop Condition (Case 1) 121
Bus Collision During a Stop Condition (Case 1) 151
Bus Collision During a Stop Condition (Case 2) 131
Bus Collision During Start Condition (SCI = 0) 120
Dus contaiton During Start Contaition (SCE = 0) \dots 129
Bus Collision During Start Condition (SDA Only) 128
Bus Collision for Transmit and Acknowledge 127
Capture/Compare/PWM (CCP1 and CCP2) 225
CLKO and I/O
Clock Synchronization 112
External Clock
Fail-Safe Clock Monitor 180
First Start Bit 121
I^2 C Bus Data 230
1^{2} O Duo Dua 1/0 an Dia
I ² C Bus Start/Stop Bits229
I ² C Master Mode (Reception, 7-bit Address)
1 ² C Master Mode (Transmission, 7 or
10-bit Address)124
I ² C Slave Mode (Transmission, 10-bit Address) 111
I ² C Clove Made (Transmission, 7 bit Address) 100
C Slave Mode (Transmission, 7-bit Address)
I ² C Slave Mode with SEN = 0 (Reception,
10-bit Address) 110
I ² C Slave Mode with SEN = 0 (Reception.
7-bit Address)
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after 177
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after 16 Detect (SO DO H) 170 LP Clock to Primary System Clock after 16 Detect (SO DO H) 170
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after 46
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS_XT_LP) 45
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect.177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Write71
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Write 71 PWM Output 91
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Parated Start Condition 122
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Write 71 PWM Output 91 Repeated Start Condition 122
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-un Timer 223
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Write 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence 23
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read. 71 PARAILE Slave Port Read. 71 PWM Output 91 Repeated Start Condition. 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 PARallel Slave Port Write 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Sunchronization (SPI Mode) 90
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Synchronization (SPI Mode) 99
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Synchronization (SPI Mode) 99 Slow Rise Time (MCLR Tied to VDD 90
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read. 71 PWM Output 91 Repeated Start Condition. 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Synchronization (SPI Mode) 99 Slow Rise Time (MCLR Tied to VDD Through RC Network) 183
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Synchronization (SPI Mode) 99 Slow Rise Time (MCLR Tied to VDD Through RC Network) 183
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect. 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Write 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Synchronization (SPI Mode) 99 Slow Rise Time (MCLR Tied to VDD Through RC Network) 183 SPI Master Mode (CKE = 0, SMP = 0) 227
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Master Mode (CKE = 1, SMP = 1)227
7-bit Address) 108 I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address) 115 I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address) 114 Low-Voltage Detect 177 LP Clock to Primary System Clock after Reset (EC, RC, INTRC) 46 LP Clock to Primary System Clock after Reset (HS, XT, LP) 45 Parallel Slave Port 226 Parallel Slave Port Read 71 Parallel Slave Port Read 71 PWM Output 91 Repeated Start Condition 122 Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer 223 Slave Mode General Call Address Sequence (7 or 10-bit Address Mode) 116 Slave Synchronization (SPI Mode) 99 Slow Rise Time (MCLR Tied to VDD Through RC Network) 183 SPI Master Mode (CKE = 1, SMP = 0) 227 SPI Master Mode (CKE = 1, SMP = 1) 227
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect.177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Write71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Master Mode (CKE = 1, SMP = 1)227SPI Mode (Master Mode)98
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect.177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Read71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Mode (Master Mode)98SPI Mode (Slave Mode with CKE = 0)100
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Write71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 1, SMP = 0)227SPI Mode (Slave Mode with CKE = 0)100SPI Mode (Slave Mode with CKE = 0)100
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Write71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Mode (Slave Mode with CKE = 0)100SPI Mode (Slave Mode with CKE = 1)100SPI Mode (Slave Mode with CKE = 1)100SPI Mode (Slave Mode with CKE = 1)100SPI Mode (CKE = 0)100
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect.177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Write71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Mode (Slave Mode with CKE = 0)100SPI Mode (Slave Mode with CKE = 1)100SPI Mode (Slave Mode with CKE = 1)100SPI Slave Mode (CKE = 0)228
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Mode (Slave Mode with CKE = 0)200SPI Mode (Slave Mode with CKE = 1)100SPI Mode (Slave Mode with CKE = 1)228SPI Slave Mode (CKE = 1)228SPI Slave Mode (CKE = 1)228
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71Parallel Slave Port Write71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Mode (Slave Mode with CKE = 1)100SPI Mode (Slave Mode with CKE = 1)100SPI Slave Mode (CKE = 0)228SPI Slave Mode (CKE = 1)228Stop Condition Receive or Transmit Mode126
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect.177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read.71Parallel Slave Port Write71PWM Output91Repeated Start Condition.122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Mode (Master Mode)98SPI Mode (Slave Mode with CKE = 0)100SPI Mode (Slave Mode with CKE = 1)100SPI Slave Mode (CKE = 1, SMP = 1)228SPI Slave Mode (CKE = 0)228SPI Slave Mode (CKE = 1)228SPI Slave Mode (CKE = 1)228Stop Condition Receive or Transmit Mode228Stop Condition Receive or Transmit Mode126
7-bit Address)108I ² C Slave Mode with SEN = 1 (Reception, 10-bit Address)115I ² C Slave Mode with SEN = 1 (Reception, 7-bit Address)114Low-Voltage Detect177LP Clock to Primary System Clock after Reset (EC, RC, INTRC)46LP Clock to Primary System Clock after Reset (HS, XT, LP)45Parallel Slave Port226Parallel Slave Port Read71PWM Output91Repeated Start Condition122Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer223Slave Mode General Call Address Sequence (7 or 10-bit Address Mode)116Slave Synchronization (SPI Mode)99Slow Rise Time (MCLR Tied to VDD Through RC Network)183SPI Master Mode (CKE = 0, SMP = 0)227SPI Mode (Slave Mode with CKE = 0)100SPI Mode (Slave Mode with CKE = 1)100SPI Slave Mode (CKE = 0)228SPI Slave Mode (CKE = 1)228Stop Condition Receive or Transmit Mode42

Synchronous Transmission14	45
Synchronous Transmission (Through TXEN)	45
Time-out Sequence on Power-up (MCLR	
Tied to VDD Through Pull-up Resistor)	82
Time-out Sequence on Power-up (MCLR	
Tied to Vop Through PC Network): Case 1 18	82
Time out Sequence on Dewer up (MCLP	52
Tine-out Sequence on Power-up (MOLK	~~
Tied to VDD Through RC Network): Case 2 18	32
Timeru and Timeri External Clock	24
	79
Transition Between SEC_RUN/RC_RUN	
and Primary Clock 4	44
Two-Speed Start-up 18	38
Wake-up from Sleep via Interrupt	91
XT, HS, LP, EC, EXTRC to RC_RUN Mode 4	41
Timing Parameter Symbology 22	20
Timing Requirements	
AUSART Synchronous Receive	32
AUSART Synchronous Transmission	32
Capture/Compare/PWM (All CCP Modules) 22	25
CLKO and I/O	22
External Clock 22	21
$I^2 C$ Bus Data	21
I ² C Bus Start/Stan Bita	20
T C Bus Start/Stop Dits	20
Parallel Slave Polt	20
Reset, watchdog Timer, Oscillator Start-up Timer,	~~
Power-up Timer and Brown-out Reset 22	
CDI Mada 00	23
SPI Mode	23 29
SPI Mode	23 29 24
SPI Mode	23 29 24 78
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7	23 29 24 78 78
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8	23 29 24 78 78 36
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8	23 29 24 78 78 36 36
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2	23 29 24 78 78 36 36 49
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 7 TRISB Register 8	23 29 24 78 78 78 36 36 36 49 56
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 4 TRISB Register 8 TRISC Register 6	23 29 24 78 78 36 36 36 49 56 55
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISC Register 6 TRISD Register 6	23 29 24 78 78 86 36 36 36 56 55 57
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISC Register 8 TRISD Register 8 TRISD Register 8 TRISD Register 8 TRISE Register 8 TRISD Register 8 TRISE Register 8	23 29 24 78 78 86 36 36 35 37 38
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISC Register 8 TRISD Register 8 TRISE Register 8	23 29 24 78 78 78 86 49 55 57 55 57 58 59
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISC Register 8 TRISD Register 8 TRISE Register 8	23 29 24 78 78 86 49 55 57 58 59 59 59
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 7 TOUTPS<3:0> Bits 8 TRISA Register 7 TRISC Register 6 TRISE REGISTER 6	23 29 24 78 86 95 55 57 86 55 57 89 58 59 58
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 7 TOUTPS<3:0> Bits 8 TRISA Register 7 TRISC Register 6 TRISD Register 6 TRISE Register 6	23 29 24 78 86 95 55 57 89 58 59 58 59 58 58 58
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISD Register 6 TRISE Register 6 TROP Bit 6 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16	23 29 24 78 86 89 55 57 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 59 58 59 59 59 59 59 59 59 59 59 59 59 59 59
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISC Register 6 TRISD Register 6 TRISE Register 6 IBF Bit 6 IBOV Bit 6 VBODE Bit 67, 6 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16 TXSTA Register 16	23 29 24 78 86 89 56 57 88 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 59 58 59 59 59 59 59 59 59 59 59 59 59 59 59
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISC Register 6 TRISC Register 6 TRISE Register 6 TRISE Register 6 IBF Bit 6 IBOV Bit 67 Two-Speed Clock Start-up Mode 16 TXSTA Register 17	23 23 24 78 86 49 56 57 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 58 59 59 50
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISD Register 6 TRISD Register 6 TRISE Register 6 TROV Bit 6 PSPMODE Bit 67, 6 Two-Speed Clock Start-up Mode 16 TXSTA Register 16 BRGH Bit 12 CSRC Bit 12	23 23 24 78 86 95 65
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISB Register 6 TRISC Register 6 TRISE Register 6 TROV Bit 6 PSPMODE Bit 7 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16 TXSTA Register 16 BRGH Bit 12 CSRC Bit 13 CSRC Bit 13 TRMT Bit 13	23 23 23 22 24 78 86 99 86 86 96 56 56 56 33 <t< td=""></t<>
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISB Register 2 TRISC Register 6 TRISE Register 6 TROV Bit 6 PSPMODE Bit 6 Two-Speed Clock Start-up Mode 16 TXSTA Register 16 TXSTA Register 16 TXSTA Register 13 CSRC Bit 13 TRMT Bit 13 TX9 Bit 15	23 23 22 24 78 86 56 57 56 58 57 58 58 59 58 59 58 59 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 53 33 54 33 55 33 56 33 57 33 58 35 59 33 50 33 50 33 50 33 50 33 50 33 50 33 50 33 50 33
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISB Register 6 TRISC Register 6 TRISE Register 6 TROV Bit 6 PSPMODE Bit 67, 6 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16 TXSTA Register 13 BRGH Bit 13 CSRC Bit 13 TX9 Bit 13 TX9 Bit 13	23 23 23 22 24 8 86 9 56 56 56 56 33 33 33 33 33 33 33 33
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISD Register 6 TRISE Register 6 TRISE Register 6 TRISE Register 6 IBF Bit 6 IBOV Bit 6 PSPMODE Bit 67, 6 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16 TXSTA Register 13 CSRC Bit 13 TX9D Bit 13 TX9D Bit 13	23 23 <td< td=""></td<>
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 7 TMR2ON Bit 7 TRISA Register 7 TRISC Register 7 TRISC Register 6 TRISE Register 6 TROV Bit 6 PSPMODE Bit 67, 6 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16 TXSTA Register 13 BRGH Bit 13 TX9 Bit 13 TX9 Bit 13 TXEN Bit 13	23 23 22 24 78 86 56 57 66 59 333 333 333 333
SPI Mode 22 Timer0 and Timer1 External Clock 22 TMR1CS Bit 7 TMR1ON Bit 7 TMR2ON Bit 8 TOUTPS<3:0> Bits 8 TRISA Register 2 TRISD Register 6 TRISD Register 6 TRISE Register 6 TRISE Register 6 IBF Bit 6 IBOV Bit 6 PSPMODE Bit 67, 6 Two-Speed Clock Start-up Mode 18 Two-Speed Start-up 16 TXSTA Register 13 BRGH Bit 13 TX9D Bit 13 TX9D Bit 13 TXEN Bit 13 TXEN Bit 13	23 23 23 23 23 23 23 23 23 23 23 23 24 24 24 24 24 24 24 25 26 <td< td=""></td<>