



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1826-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





TABLE	3-6: SI	PECIAL F	UNCTION	I REGISTE	ER SUMN	IARY (CC	NTINUE	D)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2	3										
B8Ch	—	Unimplement	ted							—	-
 BEFh											
Bank 24	4									•	•
C0Ch	—	Unimplement	ted							_	_
C6Fh											
Bank 2	5										
C8Ch	—	Unimplement	ted							—	-
 CEFh											
Bank 2	6									•	•
D0Ch	—	Unimplement	ted							-	-
D6Fh											
Bank 2	7										
D8Ch	—	Unimplement	ted							-	-
DEFh											
Bank 2	8										
E0Ch	—	Unimplement	ted							_	-
E6Fh											
Bank 2	9										
E8Ch	—	Unimplement	ted							-	-
EEFh											
Bank 3	0										
F0Ch	-	Unimplement	ted							_	-
F6Fh											

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16(L)F1827 only.

# 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

#### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Timer1 Oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

#### 5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



#### EXTERNAL CLOCK (EC) MODE OPERATION



## 5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

# 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

#### 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note:	Any automatic clock switch, which may
	occur from Two-Speed Start-up or
	Fail-Safe Clock Monitor, does not update
	the SCS bits of the OSCCON register. The
	user can monitor the OSTS bit of the
	OSCSTAT register to determine the current
	system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

#### 5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

### 5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 21.0 "Timer1 Module with Gate Control"** for more information about the Timer1 peripheral.

#### 5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

# 5.6 Oscillator Control Registers

R/W-0/	0 R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLE	N	IRCF	<3:0>			SCS	<1:0>
bit 7						I	bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is u	inchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared				
bit 7 SPLLEN: Software PLL Enable bit If PLLEN in Configuration Word 1 = 1: SPLLEN bit is ignored. 4x PLL is always enabled (subject to oscillator requirements) If PLLEN in Configuration Word 1 = 0: 1 = 4x PLL Is enabled 0 = 4x PLL is disabled							
bit 6-3	$0 = 4x PLL \text{ is disabled}$ bit 6-3 $IRCF<3:0>: Internal Oscillator Frequency Select bits$ $000x = 31 \text{ kHz LF}$ $0010 = 31.25 \text{ kHz MF}$ $0011 = 31.25 \text{ kHz HF}^{(1)}$ $0100 = 62.5 \text{ kHz MF}$ $0101 = 125 \text{ kHz MF}$ $0110 = 250 \text{ kHz MF}$ $0111 = 500 \text{ kHz MF} (default upon Reset)$ $1000 = 125 \text{ kHz HF}^{(1)}$ $1001 = 250 \text{ kHz HF}^{(1)}$ $1001 = 250 \text{ kHz HF}^{(1)}$ $1010 = 500 \text{ kHz HF}^{(1)}$ $1011 = 1 \text{ MHz HF}$ $1100 = 2 \text{ MHz HF}$ $1101 = 4 \text{ MHz HF}$ $110 = 8 \text{ MHz or 32 MHz HF}(see Section 5.2.2.1 "HFINTOSC")$						
bit 2 bit 1-0	<b>Unimpleme</b> <b>SCS&lt;1:0&gt;:</b> 1x = Interna 01 = Timer 00 = Clock	ented: Read as ' System Clock S al oscillator block l oscillator determined by F	0' elect bits S OSC<2:0> in	Configuration V	Vord 1.		
Note 1:	Duplicate freque	ncy derived from	HFINTOSC.				

#### REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

# 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EED-ATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

#### 11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

#### 11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

#### **REGISTER 12-8: PORTB: PORTB REGISTER**

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit 1 = Port pin is > VIH 0 = Port pin is < VIL

#### **REGISTER 12-9: TRISB: PORTB TRI-STATE REGISTER**

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7  | TRISB6  | TRISB5  | TRISB4  | TRISB3  | TRISB2  | TRISB1  | TRISB0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

#### REGISTER 12-10: LATB: PORTB DATA LATCH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

#### 16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether or not the ADC interrupt is enabled.

**2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

#### 16.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.

#### FIGURE 16-3: 10-BIT A/D CONVERSION RESULT FORMAT



#### 19.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable
	the output drivers.

### 19.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 29.0 "Electrical Specifications"** for more details.

### 19.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

**Note:** When the comparator module is first initialized the output state is unknown. Upon initialization, the user should verify the output state of the comparator prior to relying on the result, primarily when using the result in connection with other peripheral features, such as the ECCP Auto-Shutdown mode.

#### 19.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 19-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

> Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

# 24.5 CCP Control Registers

## REGISTER 24-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
PxM	<1:0>(1)	DCxB<1:0>		CCPxM		/<3:0>				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable bit	i	U = Unimpleme	nted bit, read as	'0'				
u = Bit is unch	anged	x = Bit is unknow	wn	-n/n = Value at	POR and BOR/V	alue at all other	Reset			
'1' = Bit is set		'0' = Bit is cleare	ed							
bit 7-6	PxM<1:0>: En	hanced PWM Ou	tput Configurat	tion bits <sup>(1)</sup>						
	<u>Capture mode</u> Unused									
	<u>Compare mod</u> Unused	<u>e:</u>								
	If CCPxM<3:2	> <u>= 00, 01, 10:</u>								
	xx = PxA assi	gned as Capture/C	Compare input;	PxB, PxC, PxD as	ssigned as port p	pins				
	If CCPxM<3:2: 00 = Single ou 01 = Full-Bridg 10 = Half-Bridg 11 = Full-Bridg	<u>CCPxM&lt;3:2&gt; = 11:</u> 0 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins 1 = Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive 0 = Half-Bridge output; PxA, PxB modulated with dead-band control; PxC, PxD assigned as port pins 1 = Full-Bridge output; reverse: PxB modulated; PxC active: PxA, PxD inactive								
bit 5-4	DCxB<1:0>: F	WM Duty Cycle L	east Significar	nt bits						
	Capture mode: Unused									
	Compare mode: Unused									
	<u>PWM mode:</u> These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRyI									
bit 3-0	CCPYM<3.0> FCCPy Mode Select hits									
	0000 =Capture/Compare/PWM off (resets ECCPx module)									
	0001 =Reserved									
	0010 =Compare mode: toggle output on match									
	0011 =Reserved									
	0100 =Capture	e mode: everv fall	ina edae							
	0101 =Capture	e mode: every risi	ng edge							
	0110 =Capture	e mode: every 4th	rising edge							
	0111 =Capture	e mode: every 16	h rising edge							
	<ul> <li>1000 =Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF)</li> <li>1001 =Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)</li> <li>1010 =Compare mode: generate software interrupt only; ECCPx pin reverts to I/O state</li> <li>1011 =Compare mode: Special Event Trigger (ECCPx resets Timer, sets CCPxIF bit, starts A/D conversion if A/D module is enabled)<sup>(1)</sup></li> </ul>									
	<u>CCP Modules</u> 11xx =PWM n	<u>only:</u> node								
	ECCP Module	<u>s only:</u>								
	1100 <b>=</b> PWM n	node: PxA, PxC a	ctive-high; PxE	3, PxD active-high						
	1101 <b>=</b> PWM n	node: PxA, PxC a	ctive-high; PxE	3, PxD active-low						
	1110 <b>=</b> PWM n	node: PxA, PxC a	ctive-low; PxB	PxD active-high						

- 1111 =PWM mode: PxA, PxC active-low; PxB, PxD active-low
- **Note 1:** These bits are not implemented on CCP<4:3>.

# 25.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

#### 25.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- · Slave mode
- · Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 25-1 is a block diagram of the SPI interface module.

#### FIGURE 25-1: MSSPX BLOCK DIAGRAM (SPI MODE)





							1
R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM	I PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unknown		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	set	'0' = Bit is clea	ared				
bit 7	ACKTIM: Ack	nowledge Time	e Status bit (l <sup>2</sup>	<sup>2</sup> C mode only) <sup>(</sup>	3)		
	1 = Indicates	the I <sup>2</sup> C bus is in an Acknowledge sequence, set on 8 <sup>TH</sup> falling edge of SCLx clock					
	0 = Not an Ac	knowledge sec	quence, cleare	ed on 9 <sup>™</sup> rising	g edge of SCLx	clock	
bit 6	PCIE: Stop Co	ondition Interru	pt Enable bit	(I <sup>2</sup> C mode only	()		
	1 = Enable inf 0 = Stop dete	terrupt on deteo	are disabled	2)			
bit 5	SCIE: Start Co	ondition Interru	pt Enable bit	(I <sup>2</sup> C mode only	()		
	1 = Enable inf	terrupt on dete	ction of Start of	or Restart cond	litions		
	0 = Start dete	ction interrupts	are disabled	2)			
bit 4	BOEN: Buffer	Overwrite Ena	able bit				
	In SPI Slave r	node: <sup>(1)</sup>		1	1		- 1 1
	1 = SSP 0 = If new	(BUF updates e	every time that	t a new data b	iyte is snifted in STAT register ali	Ignoring the Br	- DIT VOV bit of the
	SSPx	CON1 register	is set, and th	e buffer is not	updated		
	In I <sup>2</sup> C Master mode and SPI Master mode:						
This bit is ignored.							
In <u>I=CSPvRI</u> is undated and $\overline{ACK}$ is generated for a received address/data byte, ignoring the							
state of the SSPxOV bit only if the BF bit = 0.							
	0 = SSP>	BUF is only up	dated when S	SSPxOV is clea	ar		
bit 3	SDAHT: SDA	x Hold Time Se	election bit (I <sup>2</sup>	C mode only)			
	1 = Minimum	of 300 ns hold	time on SDA	c after the fallin	ng edge of SCLx	(	
hit 2	0 = Minimum	or too ns noid a Mada Bus Ci	ume on SDA	Enable bit (l <sup>2</sup>	C Slave mode o	nlv)	
If an the riging edge of COLy. SDAy is compled low when the module is extention a high state the						aigh stata tha	
	If on the rising edge of SCLX, SDAX is sampled low when the module is outputting a high state, th BCLXIF bit of the PIR2 register is set, and bus goes Idle						light state, the
	1 = Enable sla	ave bus collisio	n interrupts				
	0 = Slave bus	collision interr	upts are disal	bled			
bit 1	AHEN: Addre	ss Hold Enable	e bit (I <sup>2</sup> C Slav	e mode only)			
	1 = Following	the 8th falling	g edge of SC	Lx for a matc	hing received a	ddress byte; C	CKP bit of the
	SSPxCO	N1 register will	be cleared a	nd the SCLx w	ill be held low.		
hit 0		Joiding is disab					
DILU	1 = Following	the 8th falling	dae of SCL v	for a received	data byto: clavo	bardwara cloa	re the CKP hit
	of the SS	PxCON1 regis	ter and SCLX	is held low.	uala Dyle, Slave	naluwale clea	
	0 = Data hold	ing is disabled					
Note 1	For daisy-chained 9	SPI operation:	allows the use	r to ianore all h	ut the last receiv	ved hvte SSDv	OV is still sat
	when a new byte is	received and E	BF = 1, but ha	rdware continu	es to write the m	nost recent byte	to SSPxBUF.

#### REGISTER 25-4: SSPxCON3: SSPx CONTROL REGISTER 3

2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.

**3:** The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

LSLF	Logical Left Shift				
Syntax:	[ <i>label</i> ] LSLF f {,d}				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$				
Operation:	$(f < 7>) \rightarrow C$ $(f < 6:0>) \rightarrow dest < 7:1>$ $0 \rightarrow dest < 0>$				
Status Affected:	C, Z				
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.				
	C ← register f ← 0				

LSRF	Logical Right Shift				
Syntax:	[ <i>label</i> ] LSLF f {,d}				

Operands:	0 ≤ f ≤ 127 d ∈ [0,1]			
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$			
Status Affected:	C, Z			
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.			
	0 → register f → C			

MOVF	Move f				
Syntax:	[ <i>label</i> ] MOVF f,d				
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$				
Operation:	$(f) \rightarrow (dest)$				
Status Affected:	Z				
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.				
Words:	1				
Cycles:	1				
Example:	MOVF FSR, 0				
	After Instruction W = value in FSR register Z = 1				

MOVIW	Move INDFn to W				
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]				
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31				
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{• FSR + 1 (preincrement)} \\ &\text{• FSR - 1 (predecrement)} \\ &\text{• FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{• FSR + 1 (all increments)} \\ &\text{• FSR - 1 (all decrements)} \\ &\text{• Unchanged} \end{split}$				
Status Affected:	Z				

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

#### MOVLB Move literal to BSR

Syntax:	[ label ] MOVLB k
Operands:	$0 \le k \le 15$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The five-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH				
Syntax:	[ <i>label</i> ]MOVLP k				
Operands:	$0 \le k \le 127$				
Operation:	$k \rightarrow PCLATH$				
Status Affected:	None				
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.				
MOVLW	Move literal to W				
Syntax:	[ <i>label</i> ] MOVLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assem-				

Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow (W)$			
Status Affected:	None			
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.			
Words:	1			
Cycles:	1			
Example:	MOVLW 0x5A			
	After Instruction W = 0x5A			

MOVWF	Move W to f					
Syntax:	[ <i>label</i> ] MOVWF f					
Operands:	$0 \le f \le 127$					
Operation:	$(W) \to (f)$					
Status Affected:	None					
Description:	Move data from W register to register 'f'.					
Words:	1					
Cycles:	1					
Example:	MOVWF OPTION_REG					
	Before Instruction OPTION_REG = 0xFF W = 0x4F					
	After Instruction					
	OPTION_REG = 0x4F					
	W = 0x4F					







**FIGURE 30-2:** PIC16LF1826/27 VOLTAGE FREQUENCY GRAPH, -40°C < TA <+125°C

# 30.2 DC Characteristics: PIC16(L)F1826/27-I/E (Industrial, Extended)

PIC16LF1826/27			$ \begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $				
PIC16F1826/27		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$			ess otherwise stated) $A \le +85^{\circ}C$ for industrial $A \le +125^{\circ}C$ for extended		
Param Device		Min	Tunt May Unite		Conditions		
No.	Characteristics	wiin.	турт	wax.	Units	Vdd	Note
	Supply Current (IDD) <sup>(1,</sup>	2)					
D010		—	7.0	13	μΑ	1.8	Fosc = 32 kHz
		—	9.0	16	μA	3.0	LP Oscillator mode, $-40^{\circ}C \le TA \le +85^{\circ}C$
		—	7.0	17	μA	1.8	Fosc = 32 kHz
		_	9.0	18	μΑ	3.0	LP Oscillator mode, $-40^{\circ}C \le TA \le +125^{\circ}C$
D010		_	24	40	μA	1.8	Fosc = 32 kHz
		—	30	48	μA	3.0	LP Oscillator mode $40^{\circ}C < T_{A} < +85^{\circ}C$
		—	32	55	μΑ	5.0	$-40$ C $\leq$ 1A $\leq$ +65 C
		_	24	43	μA	1.8	Fosc = 32 kHz
		_	30	50	μΑ	3.0	LP Oscillator mode $-40^{\circ}$ C $\leq T_{0} \leq +125^{\circ}$ C
		_	32	60	μΑ	5.0	-40 0 2 1A 2 + 123 0
D011		_	110	200	μΑ	1.8	Fosc = 1 MHz
			200	400	μΑ	3.0	XT Oscillator mode
D011		_	160	210	μA	1.8	Fosc = 1 MHz
		_	210	400	μA	3.0	XT Oscillator mode
		—	250	450	μA	5.0	
D012		_	290	475	μA	1.8	Fosc = 4 MHz
		—	600	900	μA	3.0	XT Oscillator mode
D012		_	380	570	μA	1.8	Fosc = 4 MHz
			650	880	μA	3.0	XI Oscillator mode
			680	1100	μA	5.0	
D013			40	80	μA	1.8	Fosc = 500 kHz
		_	70	120	μA	3.0	EC Oscillator mode, Low-power mode
D013			60	120	μA	1.8	Fosc = 500 kHz
	_		80	180	μA	3.0	Low-power mode
		—	93	200	μA	5.0	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins as inputs, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

- 3: 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.

5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

\*

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	SSx↓ to SCKx↓ or SCKx↑ input		Тсү		—	ns	
SP71*	TscH	SCKx input high time (Slave mode)		TCY + 20	_	-	ns	
SP72*	TscL	SCKx input low time (Slave mode)		Tcy + 20		—	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to SCKx edge		100	_	—	ns	
SP74*	TscH2dlL, TscL2dlL	Hold time of SDIx data input to SCKx edge		100	_	—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDOx data output fall time		—	10	25	ns	
SP77*	TssH2doZ	SSx↑ to SDOx output high-impedance		10		50	ns	
SP78*	TscR	SCKx output rise time (Master mode)	3.0-5.5V	—	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP79*	TscF	SCKx output fall time (Master mode)		—	10	25	ns	
SP80*	TscH2doV, TscL2doV	SDOx data output valid after SCKx edge	3.0-5.5V	—		50	ns	
			1.8-5.5V	-		145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCKx edge		Тсу		_	ns	
SP82*	TssL2doV	SDOx data output valid after $\overline{SS}\downarrow$ edge		_		50	ns	
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5Tcy + 40	_	_	ns	

#### TABLE 30-14: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 30-20: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING



\*

# 33.0 PACKAGING INFORMATION

# 33.1 Package Marking Information

#### 18-Lead PDIP



#### 18-Lead SOIC (.300")



#### 20-Lead SSOP



#### 28-Lead QFN/UQFN





### Example



### Example



#### Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.	
Note:	In the event the full Microchip part number cannot be marked on one line, it w be carried over to the next line, thus limiting the number of availab characters for customer-specific information.		

\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

NOTES: