



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1827t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description		
RA0/AN0/CPS0/C12IN0-/	RA0	TTL	CMOS	General purpose I/O.		
SDO2 ⁽²⁾	AN0	AN	_	A/D Channel 0 input.		
	CPS0	AN	_	Capacitive sensing input 0.		
	C12IN0-	AN	_	Comparator C1 or C2 negative input.		
	SDO2		CMOS	SPI data output.		
RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾	RA1	TTL	CMOS	General purpose I/O.		
	AN1	AN	—	A/D Channel 1 input.		
	CPS1	AN	—	Capacitive sensing input 1.		
	C12IN1-	AN	—	Comparator C1 or C2 negative input.		
	SS2	ST	—	Slave Select input 2.		
RA2/AN2/CPS2/C12IN2-/	RA2	TTL	CMOS	General purpose I/O.		
C12IN+/VREF-/DACOUT	AN2	AN	—	A/D Channel 2 input.		
	CPS2	AN	—	Capacitive sensing input 2.		
	C12IN2-	AN	_	Comparator C1 or C2 negative input.		
	C12IN+	AN	—	Comparator C1 or C2 positive input.		
	VREF-	AN	—	A/D Negative Voltage Reference input.		
	DACOUT	—	AN	Voltage Reference output.		
RA3/AN3/CPS3/C12IN3-/C1IN+/	RA3	TTL	CMOS	General purpose I/O.		
VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ	AN3	AN	—	A/D Channel 3 input.		
	CPS3	AN	_	Capacitive sensing input 3.		
	C12IN3-	AN	—	Comparator C1 or C2 negative input.		
	C1IN+	AN	—	Comparator C1 positive input.		
	VREF+	AN	_	A/D Voltage Reference input.		
	C10UT	_	CMOS	Comparator C1 output.		
	CCP3	ST	CMOS	Capture/Compare/PWM3.		
	SRQ	—	CMOS	SR latch non-inverting output.		
RA4/AN4/CPS4/C2OUT/T0CKI/	RA4	TTL	CMOS	General purpose I/O.		
CCP4 ⁽²⁾ /SRNQ	AN4	AN		A/D Channel 4 input.		
	CPS4	AN	_	Capacitive sensing input 4.		
	C2OUT	—	CMOS	Comparator C2 output.		
	TOCKI	ST	—	Timer0 clock input.		
	CCP4	ST	CMOS	Capture/Compare/PWM4.		
	SRNQ	—	CMOS	SR latch inverting output.		
RA5/MCLR/VPP/SS1 ^(1,2)	RA5	TTL	CMOS	General purpose I/O.		
	MCLR	ST		Master Clear with internal pull-up.		
	VPP	HV	_	Programming voltage.		
	SS1	ST	_	Slave Select input 1.		

TABLE 1-2: PIC16(L)F1826/27 PINOUT DESCRIPTION

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Functions are only available on the PIC16(L)F1827.

3: Default function location.

3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

'1' = Bit is set

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

'0' = Bit is cleared

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 29.0 "Instruction Set Summary").

Note 1: The <u>C and DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u		
—	_	_	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾		
bit 7		•				•	bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets					

q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-out bit
	 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-down bit
	1 = After power-up or by the CLRWDT instruction
	0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	1 = A carry-out from the Most Significant bit of the result occurred
	0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order

bit of the source register.

4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note:	The DEBUG bit in Configuration Word is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator **Clock Switch Timing**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

PIC16(L)F1826/27

EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

;;;;;	This 1. Th 2. Ea st 3. A 4. AI	write routi he 16 bytes ach word of cored in lit valid start DDRH and ADD	ne assumes the f of data are load data to be writt tle endian forma ing address (the RL are located i	ollowing: ed, starting at the address in DATA_ADDR en is made up of two adjacent bytes in DATA_ADDR, t e least significant bits = 000) is loaded in ADDRH:ADDRL n shared data memory 0x70 - 0x7F (common RAM)
i		BCF BANKSEL	INTCON,GIE EEADRH	; Disable ints so required sequences will execute properly ; Bank 3 : Load initial address
		MOVIF	EEADRH	;
		MOVF	ADDRL,W	;
		MOVWF	EEADRL	;
		MOVLW	EOW DATA_ADDR	; Load Initial data address
		MOVLW	HIGH DATA_ADDR	; Load initial data address
		MOVWF	FSROH	;
		BSF	EECON1,EEPGD	; Point to program memory
		BCF	EECON1,CFGS	; Not configuration space
		BSF	EECON1, WREN	; Enable Writes : Only Load Write Latches
LO	OP	DDT	ELCONT, EWEO	, only hour write hatenes
		MOVIW	FSR0++	; Load first data byte into lower
		MOVWF	EEDATL	;
		MOVIW	FSR0++	; Load second data byte into upper
		MOVWF	EEDATH	;
		MOVF	EEADRL,W	; Check if lower bits of address are '000'
		XORLW	0x07	; Check if we're on the last of 8 addresses
		ANDLW	0x07	;
		BTFSC	STATUS, Z	; Exit if last of eight words,
		GOTO	START_WRITE	;
		MOVIW	55h	; Start of required write sequence:
		MOVWF	EECON2	/ Write 55h
	л 8	MOVLW	0AAh	;
	enc	MOVWF	EECON2	; Write AAh
	equ	BSF	EECON1,WR	; Set WR bit to begin write
	ЖŴ	NOP		; Any instructions here are ignored as processor ; halts to begin write sequence
		NOP		; Processor will stop here and wait for write to complete.
				; After write processor continues with 3rd instruction.
		INCF	EEADRL,F	; Still loading latches Increment address
		GOTO	LOOP	; Write next latches
от	י ייים א			
51	ARI_V	BCF	EECON1,LWLO	; No more loading latches - Actually start Flash program ; memory write
		MOVLW	55h	; Start of required write sequence:
		MOVWF	EECON2	/ Write 55h
	e e	MOVLW	0AAh	;
	luire	MOVWF	EECON2	; Write AAh
	Seq	BSF	EECON1,WR	; Set WR bit to begin write
	- 0)	NOP		; Any instructions here are ignored as processor : halts to begin write sequence
		NOP		; Processor will stop here and wait for write complete.
	<u> </u>			
				; after write processor continues with 3rd instruction
		BCF	EECON1, WREN	; Disable writes
		BSF	INTCON, GIE	, Enable interrupts

REGISTER 12-3: PORTA: PORTA REGISTER

R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bi	t	U = Unimplem	ented bit, read as	'0'	
u = Bit is unchanged x = Bit is unknown		wn	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clear	ed				

bit 7-0 RA<7:0>: PORTA I/O Value bits⁽¹⁾ 1 = Port pin is > VIH 0 = Port pin is < VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-4: TRISA: PORTA TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	TRISA<7:6>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 5	TRISA5: RA5 Port Tri-State Control bit This bit is always '1' as RA5 is an input only
bit 4-0	TRISA<4:0>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

REGISTER 12-5: LATA: PORTA DATA LATCH REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATA7	LATA6	—	LATA4	LATA3	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 LATA<7:6>: RA<7:6> Output Latch Value b	oits ⁽¹⁾
---	---------------------

bit 5 Unimplemented: Read as '0

bit 4-0 LATA<4:0>: RA<4:0> Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

				00	0-0	0-0
	- WPUA5	—	_	—	—	—
bit 7						bit 0

REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	WPUA5: Weak Pull-up RA5 Control bit
	If $\overline{\text{MCLRE}}$ in Configuration Word 1 = 0, $\overline{\text{MCLR}}$ is disabled):
	1 = Weak Pull-up enabled ⁽¹⁾
	0 = Weak Pull-up disabled
	If MCLRE in Configuration Word 1 = 1, MCLR is enabled):
	Weak Pull-up is always enabled.

bit 4-0 Unimplemented: Read as '0'

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 12-7: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0

ANSA<4:0>: Analog Select between Analog or Digital Function on pins RA<4:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

PIC16(L)F1826/27

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	123
CMxCON0	CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC	170
CMxCON1	CxNTP	CxINTN	CxPCH1	CxPCH0	—	—	CxNCH1	CxNCH0	171
CMOUT	—	—	—	—	—	—	MC2OUT	MC10UT	171
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	_	DACNSS	156
DACCON1	_	—	_	DACR4	DACR3	DACR2	DACR1	DACR0	156
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
LATA	LATA7	LATA6	—	LATA4	LATA3	LATA2	LATA1	LATA0	122
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	—	-	CCP2IE ⁽¹⁾	88
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	—	—	CCP2IF ⁽¹⁾	92
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	122
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122

TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16(L)F1827 only.

21.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

21.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to using Timer1. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1H:TMR1L register pair to FC00h. The TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

21.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 21.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

21.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 gate enable.

Timer1 gate can also be driven by multiple selectable sources.

21.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 21-3 for timing details.

TABLE 21-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation	
\uparrow	0	0	Counts	
\uparrow	0	1	Holds Count	
\uparrow	1	0	Holds Count	
1	1	1	Counts	

PIC16(L)F1826/27

FIGURE 21-5:	TIMER1 GATE SINGLE-PULSE MODE
TMR1GE	
T1GPOL	
T1GSPM	
T1GG <u>O/</u> DONE	Cleared by hardware on falling edge of T1GVAL Counting enabled on
T1G_IN	rising edge of T1G
т1СКІ	
T1GV <u>AL</u>	
Timer1	N N + 1 N + 2
TMR1GIF	Cleared by software Cleared by hardware on falling edge of T1GVAL

24.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 24-3 shows a typical waveform of the PWM signal.

24.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, CCP3 and CCP4.

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- · CCPxCON registers

Figure 24-4 shows a simplified block diagram of PWM operation.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

FIGURE 24-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



24.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 24-4.

EQUATION 24-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 24-5:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)	

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 24-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz	
Timer Prescale (1, 4, 16)	16	4	1	1	1	1	
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17	
Maximum Resolution (bits)	10	10	10	8	7	6.6	

TABLE 24-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽²⁾	CCP2SEL ⁽²⁾	P1DSEL	P1CSEL	CCP1SEL	119
CCPxCON	PxM<	1:0> (1)	DCxB	<1:0>		226			
CCPxAS	CCPxASE	(CCPxAS<2:0>		PSSxAC<1:0>		PSSxBD<1:0>		228
CCPTMRS	C4TSE	L<1:0>	C3TSEL<1:0>		C2TSEL<1:0>		C1TSEL<1:0>		227
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	—	—	CCP2IE	88
PIE3 ⁽²⁾	—	—	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	89
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	91
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	_	_	CCP2IF	92
PIR3 ⁽²⁾	—	—	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	93
PR2	Timer2 Period Register								189*
PR4	Timer4 Modu	ule Period Re	gister						189*
PR6	Timer6 Modu	ule Period Re	gister						189*
PSTRxCON	—	—	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA	230
PWMxCON	PxRSEN				PxDC<6:0>				229
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	191
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	191
T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	191
TMR2	Holding Reg	ister for the 8	-bit TMR2 Tin	ne Base					189*
TMR4	Holding Reg	ister for the 8	-bit TMR4 Tin	ne Base ⁽¹⁾					189*
TMR6	Holding Register for the 8-bit TMR6 Time Base ⁽¹⁾								189*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	127

TABLE 24-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

* Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16(L)F1827 only.

25.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 25-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPx-STAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPx-BUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the <u>ACK</u>.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not \overline{ACK} the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.

25.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 25-25).





25.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

Note:	Because queueing of events is not							
	allowed, writing to the lower 5 bits of							
	SSPxCON2 is disabled until the Start							
	condition is complete.							



FIGURE 25-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

25.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 25-32).
- b) SCLx is sampled low before SDAx is asserted low (Figure 25-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 25-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 25-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 25-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)



PIC16(L)F1826/27

NOTES:

			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
		Program Memory Programming Specifications						
D110	VIHH	Voltage on MCLR/VPP/RA5 pin	8.0	—	9.0	V	(Note 3, Note 4)	
D111	IDDP	Supply Current during Programming	—	—	10	mA		
D112		VDD for Bulk Erase	2.7		VDD max.	V		
D113	VPEW	VDD for Write or Row Erase	VDD min.		VDD max.	V		
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_		1.0	mA		
D115	IDDPGM	Current on VDD during Erase/Write	—		5.0	mA		
		Data EEPROM Memory						
D116	ED	Byte Endurance	100K	—	—	E/W	-40°C to +85°C	
D117	Vdrw	VDD for Read/Write	Vdd min.	—	VDD max.	V		
D118	TDEW	Erase/Write Cycle Time	—	4.0	5.0	ms		
D119	TRETD	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated	
D120	Tref	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +85°C	
		Program Flash Memory						
D121	Eр	Cell Endurance	10K	—	—	E/W	-40°C to +85°C (Note 1)	
D122	Vpr	VDD for Read	VDD min.	_	VDD max.	V		
D123	Tiw	Self-timed Write Cycle Time		2	2.5	ms		
D124	TRETD	Characteristic Retention	_	40	—	Year	Provided no other specifications are violated	

30.5 Memory Programming Requirements

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Refer to Section 11.2 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

3: Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{SSx}\downarrow$ to SCKx \downarrow or SCKx \uparrow input	Тсү		—	ns		
SP71*	TscH	SCKx input high time (Slave mod	de)	TCY + 20	_	-	ns	
SP72*	TscL	SCKx input low time (Slave mod	e)	Tcy + 20		—	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	SCKx edge	100	_	—	ns	
SP74*	TscH2diL, TscL2diL	Hold time of SDIx data input to SCKx edge		100	_	—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDOx data output fall time		—	10	25	ns	
SP77*	TssH2doZ	SSx↑ to SDOx output high-impe	dance	10		50	ns	
SP78*	TscR	SCKx output rise time (Master mode)	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP79*	TscF	SCKx output fall time (Master mo	ode)	—	10	25	ns	
SP80*	TscH2doV,	SDOx data output valid after	3.0-5.5V	—		50	ns	
	TscL2doV	SCKx edge	1.8-5.5V	-		145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCK	Тсу		_	ns		
SP82*	TssL2doV	SDOx data output valid after SS	_	_	50	ns		
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5Tcy + 40	_	—	ns	

TABLE 30-14: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 30-20: I²C[™] BUS START/STOP BITS TIMING



*