



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	18-DIP (0.300", 7.62mm)
Supplier Device Package	18-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1826-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NameFunctionInput TypeOutput TypeDescriptionRA0/AN0/CPS0/C12IN0-/ SDO2 ⁽²⁾ RA0TTLCMOSGeneral purpose I/O.AN0AN-A/D Channel 0 input.CPS0AN-Capacitive sensing input 0.C12IN0-AN-Comparator C1 or C2 negative input.SDO2-CMOSSPI data output.RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1TTLCMOSRA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1-Capacitive sensing input 1.C12IN1-AN-Capacitive sensing input 1.C12IN1-AN-Capacitive sensing input 2.RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUTRA2TTLC12IN+/VREF-/DACOUTAN-A/D Channel 2 input.C12IN+/VREF-/DACOUTRA2TTLCMOSGeneral purpose I/OAN-C12IN2-AN-Comparator C1 or C2 negative input.C12IN2-AN-Comparator C1 or C2 negative input.C12IN2-AN-A/D Negative Voltage Reference input.VREF+AN-CApacitive sen	
SD02 ⁽²⁾ AN0 AN — A/D Channel 0 input. CPS0 AN — Capacitive sensing input 0. C12IN0- AN — Comparator C1 or C2 negative input. SD02 — CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — Capacitive sensing input 1. C C12IN1- AN — Comparator C1 or C2 negative input. C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. AN2 AN — Capacitive sensing input 2. C12IN+ AN — Capacitive sensing input 2. C12IN+ AN — Comparator C1	
ANU AN — AD Craniner Origin. CPS0 AN — Capacitive sensing input 0. C12IN0- AN — Comparator C1 or C2 negative input. SD02 — CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — A/D Channel 1 input. CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Capacitive sensing input 1. C12IN1- AN — Capacitive sensing input 1. C12IN1- AN — Capacitive sensing input 1. C12IN1-/VREF-/DACOUT RA2 TTL CMOS AN2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT RA2 TL CMOS General purpose I/O. C12IN2- AN — Comparator C1 or C2 negative input. C12IN2- AN — Capacitive sensing input 2. C12IN2- AN — Comparator C1 or C2 negative input. VREF- AN — A/	
C12IN0- AN — Comparator C1 or C2 negative input. SD02 — CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — A/D Channel 1 input. CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. AN2 AN — A/D Channel 2 input. C12IN2 C12IN+/VREF-/DACOUT AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 negative input.	
SD02 — CMOS SPI data output. RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — A/D Channel 1 input. CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Capacitive sensing input 1. C12IN1- AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. RA2/AN2/CPS2/C12IN2-/ RA2 TTL CMOS C12IN+/VREF-/DACOUT RA2 TTL CMOS AN2 AN — A/D Channel 2 input. C12IN+/VREF-/DACOUT RA2 AN — AN2 AN — Capacitive sensing input 2. C12IN+ AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Nolage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ RA3 TTL CMOS General purp	
RA1/AN1/CPS1/C12IN1-/SS2 ⁽²⁾ RA1 TTL CMOS General purpose I/O. AN1 AN — A/D Channel 1 input. CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. AN2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT CPS2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT RA2 AN — Capacitive sensing input 2. C12IN- C12IN+ AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — A/D Channel 3 input. VREF+/C10UT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. VREF+ AN — Comparator C1 or C2 negative inpu	
AN1 AN — A/D Channel 1 input. CPS1 AN — Capacitive sensing input 1. C12IN1- AN — Comparator C1 or C2 negative input. SS2 ST — Slave Select input 2. RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. AN2 AN — A/D Channel 2 input. CPS2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT AN2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT AN2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT AN2 AN — Comparator C1 or C2 negative input. CPS2 AN — Comparator C1 or C2 positive input. C12IN+ VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS AN3 AN — A/D Channel 3 input. CPS3 CPS3 AN	
CPS1AN—Capacitive sensing input 1.C12IN1-AN—Comparator C1 or C2 negative input.SS2ST—Slave Select input 2.RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUTRA2TTLCMOSGeneral purpose I/O.AN2AN—A/D Channel 2 input.CPS2AN—Capacitive sensing input 2.C12IN+/VREF-/DACOUTAN2AN—Capacitive sensing input 2.C12IN-C12IN-AN—Comparator C1 or C2 negative input.C12IN-AN—Comparator C1 or C2 negative input.C12IN+AN—Comparator C1 or C2 positive input.VREF-AN—A/D Negative Voltage Reference input.DACOUT—ANVoltage Reference output.RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQAN3AN—AN3AN—Capacitive sensing input 3.C12IN3-AN—Comparator C1 or C2 negative input.CPS3AN—Comparator C1 or C2 negative input.C12IN3-AN—Comparator C1 or C2 negative input.C12IN3-AN—Comparator C1 or C2 negative input.C12IN3-AN—Comparator C1 or C2 negative input.VREF+AN—A/D Voltage Reference input.	
C12IN1-AN—Comparator C1 or C2 negative input.SS2ST—Slave Select input 2.RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUTRA2TTLCMOSGeneral purpose I/O.AN2AN—A/D Channel 2 input.CPS2AN—C12IN2-AN—Capacitive sensing input 2.C12IN2-AN—Comparator C1 or C2 negative input.C12IN2-AN—Comparator C1 or C2 negative input.C12IN2-AN—Comparator C1 or C2 negative input.C12IN2-AN—Comparator C1 or C2 negative input.VREF-AN—A/D Negative Voltage Reference input.DACOUT—ANVoltage Reference output.RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C10UT/CCP3 ⁽²⁾ /SRQRA3TTLCPS3AN—A/D Channel 3 input.CPS3AN—Capacitive sensing input 3.C12IN3-AN—Comparator C1 or C2 negative input.VREF+AN—Comparator C1 or C2 negative input.VREF+AN—Comparator C1 or C2 negative input.VREF+AN—A/D Voltage Reference input.	
RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUT RA2 TTL CMOS General purpose I/O. AN2 AN — A/D Channel 2 input. CPS2 AN — Capacitive sensing input 2. C12IN+/VREF-/DACOUT CPS2 AN — Capacitive sensing input 2. C12IN2- AN — Capacitive sensing input 2. C12IN2- AN — Comparator C1 or C2 negative input. C12IN4 AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — C12IN3- AN — Comparator C1 or C2 negative input. C11N+ AN — C12IN3- AN — Comparator C1 or C2 negative input. C11N+ <t< td=""><td>-</td></t<>	-
RA2/AN2/CPS2/C12IN2-/ C12IN+/VREF-/DACOUTRA2TTLCMOSGeneral purpose I/O.AN2AN—A/D Channel 2 input.CPS2AN—Capacitive sensing input 2.C12IN2-AN—Comparator C1 or C2 negative input.C12IN2-AN—Comparator C1 or C2 positive input.VREF-AN—A/D Negative Voltage Reference input.VREF-AN—A/D Negative Voltage Reference input.DACOUT—ANVoltage Reference output.RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C10UT/CCP3 ⁽²⁾ /SRQRA3TTLCMOSGeneral purpose I/O.CPS3AN—CPS3AN—C12IN3-AN—C12IN3-AN—C12IN3-AN—C12IN3-AN—C12IN3-AN—C11N+AN—Comparator C1 or C2 negative input.C11N+AN—Comparator C1 positive input.VREF+AN—A/D Voltage Reference input.	
C12IN+/VREF-/DACOUT AN2 AN — A/D Channel 2 input. CPS2 AN — Capacitive sensing input 2. C12IN2- AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ RA3 TTL CMOS VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ AN3 AN — AN3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 or C2 negative input.	
ANZAN—AND Chainler 2 input.CPS2AN—Capacitive sensing input 2.C12IN2-AN—Comparator C1 or C2 negative input.C12IN+AN—Comparator C1 or C2 positive input.VREF-AN—A/D Negative Voltage Reference input.DACOUT—ANVoltage Reference output.DACOUT—ANVoltage Reference output.CPS3AN—A/D Channel 3 input.CPS3AN—Capacitive sensing input 3.C12IN3-AN—Comparator C1 or C2 negative input.CPS3AN—Capacitive sensing input 3.C12IN3-AN—Comparator C1 or C2 negative input.VREF+AN—Comparator C1 or C2 negative input.VREF+AN—A/D Voltage Reference input.	
C12IN2- AN — Comparator C1 or C2 negative input. C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ RA3 TTL CMOS VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ AN3 AN — AN3 AN — Capacitive sensing input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. VREF+ AN — Comparator C1 or C2 negative input.	
C12IN+ AN — Comparator C1 or C2 positive input. VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 or C2 negative input. VREF+ AN — A/D Voltage Reference input.	
VREF- AN — A/D Negative Voltage Reference input. DACOUT — AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input.	
DACOUT AN Voltage Reference output. RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. VREF+ AN — A/D Voltage Reference input.	
RA3/AN3/CPS3/C12IN3-/C1IN+/ VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ RA3 TTL CMOS General purpose I/O. AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. VREF+ AN — Comparator C1 positive input.	
VREF+/C1OUT/CCP3 ⁽²⁾ /SRQ AN3 AN — A/D Channel 3 input. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input.	
ANS AN — AND Chainler's lingut. CPS3 AN — Capacitive sensing input 3. C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input.	
C12IN3- AN — Comparator C1 or C2 negative input. C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input.	
C1IN+ AN — Comparator C1 positive input. VREF+ AN — A/D Voltage Reference input.	-
VREF+ AN — A/D Voltage Reference input.	
C1OUT — CMOS Comparator C1 output.	
CCP3 ST CMOS Capture/Compare/PWM3.	
SRQ — CMOS SR latch non-inverting output.	-
RA4/AN4/CPS4/C2OUT/T0CKI/ RA4 TTL CMOS General purpose I/O.	
CCP4 ⁽²⁾ /SRNQ AN4 AN — A/D Channel 4 input.	
CPS4 AN — Capacitive sensing input 4.	
C2OUT — CMOS Comparator C2 output.	
T0CKI ST — Timer0 clock input.	
CCP4 ST CMOS Capture/Compare/PWM4.	
SRNQ — CMOS SR latch inverting output.	
RA5/MCLR/VPP/SS1 ^(1,2) RA5 TTL CMOS General purpose I/O.	
MCLR ST — Master Clear with internal pull-up.	
VPP HV — Programming voltage.	
SS1 ST — Slave Select input 1.	


TABLE 1-2: PIC16(L)F1826/27 PINOUT DESCRIPTION

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV= High VoltageXTAL= Crystallevels

Note 1: Pin functions can be moved using the APFCON0 or APFCON1 register.

2: Functions are only available on the PIC16(L)F1827.

3: Default function location.



3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory






FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
SENETORC/	UFBNTOSC (FBCSS and WDT (Fbablad)
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
nfintosc/ i Mfintosc	LENETCISC (ENNET FISCHI es WIDT enabled)
HFINTOSC/ MEINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
LEPEROSC 1 LEPEROSC	EFIRITOSCARFINITOSC LEVELOUSC turns of univer WET or FICER is enabled
KUT DIR EKARDKA	Control Paris, Republic Sono, Second Receiver
MENTOSC/	
\$2CF <330>	<u>+ C X 19 0</u>
System Grook	

12.3.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

TABLE 12-5: PORTB OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RB0	P1A RB0
RB1	SDA1 RX/DT RB1
RB2	SDA2 (PIC16(L)F1827 only) TX/CK RX/DT SDO1 RB2
RB3	MDOUT CCP1/P1A RB3
RB4	SCL1 SCK1 RB4
RB5	SCL2 (PIC16(L)F1827 only) TX/CK SCK2 (PIC16(L)F1827 only) P1B RB5
RB6	ICSPCLK (Programming) T1OSI P1C CCP2 (PIC16(L)F1827 only) P2A (PIC16(L)F1827 only) RB6
RB7	ICSPDAT (Programming) T1OSO P1D P2B (PIC16(L)F1827 only) RB7

Note 1: Priority listed from highest to lowest.

TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	100	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs ⁽²⁾	400 ns ⁽²⁾	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs ⁽³⁾	32.0 μs ⁽³⁾
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs ⁽³⁾	16.0 μs ⁽³⁾	64.0 μs ⁽³⁾
FRC	x11	1.0-6.0 μs ^(1,4)					

Legend: Shaded cells are outside of recommended range.


Note 1: The FRC source has a typical TAD time of 1.6 μ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.





18.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- · Programmable input selection
- SR Latch output is available externally
- Separate Q and \overline{Q} outputs
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

18.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- Comparator C2 output (SYNCC2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to set or reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either comparator can be synchronized to the Timer1 clock source. See **Section 19.0 "Comparator Module"** and **Section 21.0 "Timer1 Module with Gate Control"** for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source is available that can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to set or reset the SR Latch, respectively.

Note: Enabling both the Set and Reset inputs from any one source at the same time may result in indeterminate operation, as the Reset dominance cannot be assured.

18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and \overline{Q} latch outputs. Both of the SR Latch outputs may be directly output to an I/O pin at the same time.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

18.3 Effects of a Reset

Upon any device Reset, the SR Latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.

19.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable
	the output drivers.

19.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 29.0 "Electrical Specifications"** for more details.

19.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

Note: When the comparator module is first initialized the output state is unknown. Upon initialization, the user should verify the output state of the comparator prior to relying on the result, primarily when using the result in connection with other peripheral features, such as the ECCP Auto-Shutdown mode.

19.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 19-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

> Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

24.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 24-4.

EQUATION 24-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 24-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6


TABLE 24-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)


PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1			
_	—	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA			
bit 7							bit C			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
u = Bit is un	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets			
'1' = Bit is s	et	'0' = Bit is cle	ared							
bit 7-5	Unimplemen	ted: Read as	'0'							
bit 4		Steering Sync								
		1 = Output steering update occurs on next PWM period								
	0 = Output st	Output steering update occurs at the beginning of the instruction cycle boundary								
bit 3		STRxD: Steering Enable bit D								
	•		vaveform with p	olarity control	from CCPxM<	1:0>				
	0 = PxD pin i	s assigned to p	port pin							
bit 2		ring Enable bi								
	•	1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0>								
	•	s assigned to p	•							
bit 1	STRxB: Stee	STRxB: Steering Enable bit B								
	1 = PxB pin h	nas the PWM v	vaveform with p	olarity control	from CCPxM<1	1:0>				
	0 = PxB pin is	0 = PxB pin is assigned to port pin								
bit 0	STRxA: Stee	STRxA: Steering Enable bit A								
	1 = PxA pin h	nas the PWM v	vaveform with p	olarity control	from CCPxM<1	1:0>				
	0 = PxA pin is	s assigned to p	port pin							
Note 1: 7	The PWM Steerin	a modo is avai	ilabla only whor		N register bits (- 11 ond			

REGISTER 24-5: PSTRxCON: PWM STEERING CONTROL REGISTER⁽¹⁾

Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.





REGISTER 25-2: SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPxOV	SSPxEN	CKP		SSPx	M<3:0>	
bit 7							bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimplement			
u = Bit is unchang	ged	x = Bit is unknow				at all other Resets	
'1' = Bit is set		'0' = Bit is cleared		HS = Bit is set by	hardware	C = User cleared	
bit 7	0 = No collision <u>Slave mode:</u>	he SSPxBUF registາ າ UF register is written		I while the I ² C condi smitting the previous			to be started
bit 6	SSPxOV: Receiv In SPI mode: 1 = A new byte Overflow ca setting over SSPxBUF r 0 = No overflow In I ² C mode: 1 = A byte is re	ve Overflow Indicato is received while the an only occur in Slav flow. In Master mode egister (must be clear v eccived while the SS eared in software).	SSPxBUF registe e mode. In Slave e, the overflow bit i ared in software).	er is still holding the pr mode, the user must is not set since each r is still holding the pr	read the SSPxBUF, new reception (and to	, even if only transmit ransmission) is initiat	ting data, to avoid ad by writing to the
bit 5	In both modes, w In <u>SPI mode:</u> 1 = Enables set 0 = Disables set <u>In I²C mode:</u> 1 = Enables the	rial port and configur erial port and config	pins must be provided a solution of the provided	and SCLx pins as the	source of the serial		
bit 4	0 = Idle state for In I ² C Slave mod SCLx release co 1 = Enable clock	clock is a high level clock is a low level <u>le:</u> ntrol ow (clock stretch). (<u>ide:</u>		data setup time.)			
bit 3-0	$\begin{array}{c} 0000 = {\rm SPI} {\rm \ Mas}\\ 0001 = {\rm SPI} {\rm \ Mas}\\ 0010 = {\rm SPI} {\rm \ Mas}\\ 0010 = {\rm SPI} {\rm \ Sav}\\ 0101 = {\rm SPI} {\rm \ Slav}\\ 0100 = {\rm SPI} {\rm \ Slav}\\ 0110 = {\rm I}^2{\rm C} {\rm \ Slav}\\ 0101 = {\rm Reserve}\\ 1001 = {\rm Reserve}\\ 1001 = {\rm Reserve}\\ 1011 = {\rm I}^2{\rm C} {\rm \ firms}\\ 1001 = {\rm Reserve}\\ 1101 = {\rm Reserv$	e mode, 7-bit addres e mode, 10-bit addre er mode, clock = Fo d ter mode, clock = Fo vare controlled Mast d d e mode, 7-bit addres	DSC/4 DSC/16 DSC/64 WR2 output/2 Kx pin, <u>SSx</u> pin of Kx pin, <u>SSx</u> pin of SS DSC/(4 * (SSPxAI DSC/(4 * (SSPxAI er mode (Slave i SS with Start and	control enabled control disabled, SS DD+1)) ⁽⁴⁾ DD+1)) ⁽⁵⁾	nabled	O pin	
2: Wh 3: Wh 4: SS	Master mode, the ov en enabled, these p en enabled, the SD/ PxADD values of 0,	erflow bit is not set ins must be properl Ax and SCLx pins m	since each new r y configured as i nust be configure orted for I ² C Moc	reception (and trans nput or output. d as inputs. le.		by writing to the SS	PxBUF register.

5: SSPxADD value of '0' is not supported. Use SSPxM = 0000 instead.

26.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

26.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 26-7), and asynchronously if the device is in Sleep mode (Figure 26-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

26.3.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

26.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

26.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 26.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE global interrupt enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

26.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 26.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

26.5.3 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function registers, APFCON0 and APFCON1. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function"** for more information.

28.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC16(L)F1826/27 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 7.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

28.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 28-2.

FIGURE 28-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 28-3.

FIGURE 28-3: PICkit[™] STYLE CONNECTOR INTERFACE



Mnemonic, Operands		Description	Cycles		14-Bit Opcode			Status	Nates
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED	SKIP OPERATIO	ONS					
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE	REGISTER OPER	RATION	IS	•	•		
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED	SKIP OPERATIO	NS		L			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL	-							T	
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k			
MOVLP	k	Move literal to PCLATH	1	11		1kkk			
MOVLW	k	Move literal to W	1	11		kkkk			
SUBLW	k	Subtract W from literal	1	11	1100	kkkk		C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 29-3: PIC16(L)F1826/27 ENHANCED INSTRUCTION SET

Note 1:If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

LSLF	Logical Left Shift
Syntax:	[<i>label</i>]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C ← register f ← 0


LSRF	Logical Right Shift			
Syntax:	[<i>label</i>]LSLF f{,d}			

Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0→ register f C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	s MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	0.40 BSC		
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.55	2.65	2.75
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

PIC16(L)F	1826/27
-----------	---------

Steering Synchronization	224
PWM Mode. See Enhanced Capture/Compare/PWM	
PWM Steering	223
PWMxCON Register	229
R	

ĸ
RCREG
RCREG Register
RCSTA Register
Reader Response 404
Read-Modify-Write Operations
Reference Clock
Associated Registers
-
Registers
ADCON0 (ADC Control 0) 145
ADCON1 (ADC Control 1) 146
ADRESH (ADC Result High) with ADFM = 0)
ADRESH (ADC Result High) with ADFM = 1)
ADRESL (ADC Result Low) with ADFM = 0)
ADRESL (ADC Result Low) with ADFM = 1)148
ANSELA (PORTA Analog Select)
ANSELB (PORTB Analog Select)128
APFCON0 (Alternate Pin Function Control 0)
APFCON1 (Alternate Pin Function Control 1)
BAUDCON (Baud Rate Control)
BORCON Brown-out Reset Control)75
CCPTMRS (PWM Timer Selection Control)
CCPxAS (CCPx Auto-Shutdown Control)
CCPxCON (ECCPx Control)
CLKRCON (Reference Clock Control)70
CMOUT (Comparator Output)171
CMxCON0 (Cx Control) 170
CMxCON1 (Cx Control 1)
Configuration Word 1
Configuration Word 2
5
Core Function, Summary27
CPSCON0 (Capacitive Sensing Control Register 0) 318
CPSCON1 (Capacitive Sensing Control Register 1) 319
DACCON0
DACCON1
Device ID
EEADRL (EEPROM Address)113
EECON1 (EEPROM Control 1) 115
EECON2 (EEPROM Control 2) 116
EEDATH (EEPROM Data) 113, 114
EEDATL (EEPROM Data)
FVRCON
INTCON (Interrupt Control)
IOCBF (Interrupt-on-Change Flag) 132
IOCBN (Interrupt-on-Change Negative Edge)
IOCBP (Interrupt-on-Change Positive Edge)
LATA (Data Latch PORTA)
LATB (Data Latch PORTB)127
MDCARH (Modulation High Carrier Control
Register)
MDCARL (Modulation Low Carrier Control Register)201
MDCON (Modulation Control Register)
MDSRC (Modulation Source Control Register) 199
OPTION_REG (OPTION) 176
OSCCON (Oscillator Control)
OSCSTAT (Oscillator Status)
OSCTUNE (Oscillator Tuning)
PCON (Power Control Register)79
PCON (Power Control)79
PIE1 (Peripheral Interrupt Enable 1)
PIE2 (Peripheral Interrupt Enable 2)

PIE3 (Peripheral Interrupt Enable 3)	89
PIE4 (Peripheral Interrupt Enable 4)	90
PIR1 (Peripheral Interrupt Register 1)	91
PIR2 (Peripheral Interrupt Request 2)	92
PIR3 (Peripheral Interrupt Request 3)	93
PIR4 (Peripheral Interrupt Request 4)	
PORTA	122
PORTB	127
PSTRxCON (PWM Steering Control)	230
PWMxCON (Enhanced PWM Control)	229
RCREG	302
RCSTA (Receive Status and Control)	295
SPBRGH	297
SPBRGL	297
Special Function, Summary	28
SRCON0 (SR Latch Control 0)	
SRCON1 (SR Latch Control 1)	160
SSPxADD (MSSPx Address and Baud Rate,	
I ² C Mode)	
SSPxCON1 (MSSPx Control 1)	
SSPxCON2 (SSPx Control 2)	
SSPxCON3 (SSPx Control 3)	
SSPxMSK (SSPx Mask)	
SSPxSTAT (SSPx Status)	279
STATUS	
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	
TRISA (Tri-State PORTA)	
TRISB (Tri-State PORTB)	
TXCON	
TXSTA (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	
WPUB (Weak Pull-up PORTB)	
RESET	
Reset	
Reset Instruction	
Resets	
Associated Registers	
Revision History	
-	

S

Shoot-through Current	222
Software Simulator (MPLAB SIM)	381
SPBRG Register	29
SPBRGH Register	297
SPBRGL Register	297
Special Event Trigger	143
Special Function Registers (SFRs)	28
SPI Mode (MSSPx)	
Associated Registers	241
SPI Clock	
SR Latch	157
Associated registers w/ SR Latch	161
SRCON0 Register	159
SRCON1 Register	160
SSP1ADD Register	30
SSP1BUF Register	30
SSP1CON Register	30
SSP1CON2 Register	30
SSP1CON3 Register	
SSP1MSK Register	30
SSP1STAT Register	30
SSP2ADD Register	30
SSP2BUF Register	
SSP2CON1 Register	30
SSP2CON2 Register	30