

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1826-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants					
RETLW	DATA0		;Index0	data	
RETLW	DATA1		;Index1	data	
RETLW	DATA2				
RETLW	data3				
my_functi	on				
;… LOI	TS OF CO	DE			
MOVLW	LOW cc	nstant	LS		
MOVWF	FSR1L				
MOVLW	HIGH c	onstar	nts		
MOVWF	FSR1H				
MOVIW	0[FSR1]				
;THE PROG	RAM MEMO	RY IS	IN W		

3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 core registers
- · 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.5** "Indirect Addressing" for more information.

Data Memory uses a 12-bit address. The upper 7-bit of the address define the Bank address and the lower 5-bits select the registers/RAM in that bank.

3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For for detailed information, see Table 3-5.




TABLE 3-3:PIC16(L)F1826/27 MEMORY MAP (CONTINUED)

	BANK16		BANK17		BANK18		BANK19		BANK20		BANK21		BANK22		BANK23
800h	Core Registers (Table 3-2)	880h	Core Registers (Table 3-2)	900h	Core Registers (Table 3-2)	980h	Core Registers (Table 3-2)	A00h	Core Registers (Table 3-2)	A80h	Core Registers (Table 3-2)	B00h	Core Registers (Table 3-2)	B80h	Core Registers (Table 3-2)
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch		88Ch		90Ch		98Ch		A0Ch		A8Ch		B0Ch		B8Ch	
	Unimplemented Read as '0'														
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h	Common RAM (Accesses 70h – 7Fh)	8F0h	Common RAM (Accesses 70h – 7Fh)	970h	Common RAM (Accesses 70h – 7Fh)	9F0h	Common RAM (Accesses 70h – 7Fh)	A70h	Common RAM (Accesses 70h – 7Fh)	AF0h	Common RAM (Accesses 70h – 7Fh)	B70h	Common RAM (Accesses 70h – 7Fh)	BF0h	Common RAM (Accesses 70h – 7Fh)
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)	F80h	Core Registers (Table 3-2)
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh		F8Bh	
C0Ch	Unimplemented Read as '0'	C8Ch	Unimplemented Read as '0'	D0Ch	Unimplemented Read as '0'	D8Ch	Unimplemented Read as '0'	E0Ch	Unimplemented Read as '0'	E8Ch	Unimplemented Read as '0'	F0Ch	Unimplemented Read as '0'	F8Ch F9Fh	Unimplemented Read as '0'
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FA0h FEFh	See Table 3-4 for more information
C70h C7Fh	Accesses 70h – 7Fh	CF0h CFFh	Accesses 70h – 7Fh	D70h D7Fh	Accesses 70h – 7Fh	DF0h DFFh	Accesses 70h – 7Fh	E70h E7Fh	Accesses 70h – 7Fh	EF0h EFFh	Accesses 70h – 7Fh	F70h F7Fh	Common RAM (Accesses 70h – 7Fh)	FF0h FFFh	Common RAM (Accesses 70h – 7Fh)

Legend: = Unimplemented data memory locations, read as '0'

			Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ATA	LATA7	LATA6	—	LATA4	LATA3	LATA2	LATA1	LATA0	xx-x xxxx	uu-u uuuu
ATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx	uuuu uuuu
-	Unimplement	ed							_	_
-	Unimplement	ed							_	_
-	Unimplement	ed							_	-
CM1CON0	C10N	C10UT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NC	H<1:0>	000000	000000
M2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
M2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	—	C2NCH1	C2NCH0	000000	000000
CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	00	00
ORCON	SBOREN	_	_	_	_	_	_	BORRDY	1 q	uu
VRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	0qrr 0000	0qrr 0000
ACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	000- 00-0	000- 00-0
ACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	0 0000	0 0000
RCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
RCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
_	Unimplement	ed							_	_
PFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL ⁽¹⁾	CCP2SEL ⁽¹⁾	P1DSEL	P1CSEL	CCP1SEL	0000 0000	0000 0000
PFCON1	_	_	_	_	_	_	_	TXCKSEL	0	0
_	Unimplement	ed							_	_
NSELA	_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1 1111	1 1111
NSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	1111 111-	1111 111-
_	Unimplement	ed							_	_
_	Unimplement	ed							_	_
_	Unimplement	ed							_	_
EADRL	EEPROM / P	ogram Memo	ry Address Re	gister Low By	te				0000 0000	0000 0000
EADRH	_	EEPROM / P	rogram Memoi	ry Address Re	gister High B	yte			-000 0000	-000 0000
EDATL	EEPROM / P	ogram Memo	ry Read Data I	Register Low	Byte				xxxx xxxx	uuuu uuuu
EDATH	_	_	EEPROM / Pr	rogram Memo	ry Read Data	Register Hig	h Byte		xx xxxx	uu uuuu
ECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	000p 0000
ECON2	EEPROM cor	ntrol register 2							0000 0000	0000 0000
_	Unimplement	ed							_	_
_	Unimplement	ed							_	_
RCREG	USART Rece	ive Data Regi	ster						0000 0000	0000 0000
XREG									0000 0000	0000 0000
PBRGL									0000 0000	0000 0000
PBRGH			0						0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
XSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON			_			_				01-0 0-00
	M1CON1 M2CON0 M2CON1 MOUT ORCON VRCON ACCON0 ACCON1 ACCON1 RCON1 PFCON1 PFCON1 PFCON1 PFCON1 CREG ADRL EADRL EADRL EADRL EADRH ECON1 ECON1 ECON1 CREG XREG PBRGL PBRGL PBRGH CSTA AUDCON	M1CON1C1INTPM2CON0C2ONM2CON1C2INTPMOUT—ORCONSBORENVRCONFVRENACCON0DACENACCON1—RCON1SRSPEUnimplementPFCON1—NSELA—NSELBANSB7UnimplementEADRLEEPROM / PIEADRLEEPROM / PIEADRLEEPROM / PIECON1EEPROM / PIEADRLEEPROM / PIECON1EEPROM / PIECON2EEPROM cor-UnimplementCREGUSART ReceXREGUSART TransPBRGLBaud Rate GePBRGHBaud Rate GeCSTASPENXSTACSRCAUDCONABDOVF	M1CON1 C1INTP C1INTN M2CON0 C2ON C2OUT M2CON1 C2INTP C2INTN MOUT — — ORCON SBOREN — VRCON FVREN FVRRDY ACCON0 DACEN DACLPS ACCON1 — — RCON0 SRLEN SRCLK2 RCON1 SRSPE SRSCKE Unimplemented PFCON1 — PFCON1 RXDTSEL SDO1SEL PFCON1 — — NSELA — — NSELB ANSB7 ANSB6 - Unimplemented	M1CON1 C1INTP C1INTN C1PCH1 M2CON0 C2ON C2OUT C2OE M2CON1 C2INTP C2INTN C2PCH1 MOUT — — — ORCON SBOREN — — ORCON SBOREN — — VRCON FVREN FVRRDY Reserved ACCON0 DACEN DACLPS DACOE ACCON1 — — — RCON0 SRLEN SRCLK2 SRCLK1 RCON1 SRSPE SRSCKE SRSC2E Unimplemented SS1SEL PFCON1 — — PFCON1 — — — — NSELA — — — — NSELB <t< td=""><td>MICONI C1INTP C1INTN C1PCH1 C1PCH0 M2CON0 C2ON C2OUT C2OE C2POL M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 MOUT — — — — ORCON SBOREN — — — VRCON FVREN FVRDY Reserved Reserved ACCON0 DACEN DACLPS DACOE — ACCON1 — — — DACR4 RCON0 SRLEN SRCLK2 SRCLK1 SRCLK0 RCON1 SRSPE SRSCKE SRSC2E SRSC1E PFCON0 RXDTSEL SD01SEL SS1SEL P2BSEL⁽¹⁾ PFCON1 — — — — VInimplemented </td><td>MICON1 C1INTP C1INTN C1PCH1 C1PCH0 M2CON0 C2ON C2OUT C2OE C2POL M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 MOUT MOUT ORCON SBOREN VRCON FVREN FVRRDY Reserved Reserved CDAFVR1 ACCON0 DACEN DACLPS DACOE DACPSS1 ACCON1 DACR4 DACR3 RCON1 SRSPE SRSCKE SRSC1K2 SRC1K1 SRC1K0 ACCON1 SRSPE SRSCKE SRSC2E SRSC1E SRPE - Unimplemented - - - - Unimplemented - Unimplemented EEPROM / Program Memory Address Register Low</td><td>MICON1 C1INTP C1INTN C1PCH1 C1PCH0 M2CON0 C2ON C2OUT C2OE C2POL C2SP M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 MOUT MOUT ORCON SBOREN -</td><td>MICON1 C1INTP C1INTN C1PCH1 C1PCH0 — — C1NC MZCON0 C20N C2OUT C2OE C2POL — C2SP C2HYS MZCON1 C2INTP C2INTN C2PCH1 C2PCH0 — — C2SP C2HYS MZCON1 C2INTP C2INTN C2PCH1 C2PCH0 — — C2NCH1 MOUT — — — — — — C2NCH1 ORCON SBOREN — — — — — — — MC2ON1 CDAFVR0 ADFVR1 ACCON0 DACEN DACLPS DACOE — DACR5S1 DACR2 DACR1 ACCON1 — — — DACR4 DACR3 DACR2 DACR1 RCON1 SRSCKE SRSC2E SRSC1E SRRPE SRRCKE SRRC2E Unimplemented </td><td>M1CON1 C1INTP C1INTN C1PCH1 C1PCH0 — — C1NCH<1:0> M2CON0 C2ON C2OUT C2OE C2POL — C2SP C2HYS C2SVNC M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 — — C2NCH1 MC2OUT MC1UT — — — — MC0UT — — — MC0N1 MC1 — — — — MC0N1 MC1NT MC1NTT MC1NT MC1NT</td><td>MICON1 C1INTP C1INTN C1PCH1 C1PCH0 — — C1NCH<1:D> 0000 00 M2CON0 C2ON C2OUT C2OE C2POL — C2SP C2HYS C2SYNC 0000 00 M2CON0 C2INTN C2PCH1 C2PCH — — C2SP C2HYS C2SYNC 0000 00 M2CON1 C2INTN C2PCH1 C2PCH0 — — — C2NCH1 C2NCH1</td></t<>	MICONI C1INTP C1INTN C1PCH1 C1PCH0 M2CON0 C2ON C2OUT C2OE C2POL M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 MOUT — — — — ORCON SBOREN — — — VRCON FVREN FVRDY Reserved Reserved ACCON0 DACEN DACLPS DACOE — ACCON1 — — — DACR4 RCON0 SRLEN SRCLK2 SRCLK1 SRCLK0 RCON1 SRSPE SRSCKE SRSC2E SRSC1E PFCON0 RXDTSEL SD01SEL SS1SEL P2BSEL ⁽¹⁾ PFCON1 — — — — VInimplemented	MICON1 C1INTP C1INTN C1PCH1 C1PCH0 M2CON0 C2ON C2OUT C2OE C2POL M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 MOUT MOUT ORCON SBOREN VRCON FVREN FVRRDY Reserved Reserved CDAFVR1 ACCON0 DACEN DACLPS DACOE DACPSS1 ACCON1 DACR4 DACR3 RCON1 SRSPE SRSCKE SRSC1K2 SRC1K1 SRC1K0 ACCON1 SRSPE SRSCKE SRSC2E SRSC1E SRPE - Unimplemented - - - - Unimplemented - Unimplemented EEPROM / Program Memory Address Register Low	MICON1 C1INTP C1INTN C1PCH1 C1PCH0 M2CON0 C2ON C2OUT C2OE C2POL C2SP M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 MOUT MOUT ORCON SBOREN -	MICON1 C1INTP C1INTN C1PCH1 C1PCH0 — — C1NC MZCON0 C20N C2OUT C2OE C2POL — C2SP C2HYS MZCON1 C2INTP C2INTN C2PCH1 C2PCH0 — — C2SP C2HYS MZCON1 C2INTP C2INTN C2PCH1 C2PCH0 — — C2NCH1 MOUT — — — — — — C2NCH1 ORCON SBOREN — — — — — — — MC2ON1 CDAFVR0 ADFVR1 ACCON0 DACEN DACLPS DACOE — DACR5S1 DACR2 DACR1 ACCON1 — — — DACR4 DACR3 DACR2 DACR1 RCON1 SRSCKE SRSC2E SRSC1E SRRPE SRRCKE SRRC2E Unimplemented	M1CON1 C1INTP C1INTN C1PCH1 C1PCH0 — — C1NCH<1:0> M2CON0 C2ON C2OUT C2OE C2POL — C2SP C2HYS C2SVNC M2CON1 C2INTP C2INTN C2PCH1 C2PCH0 — — C2NCH1 MC2OUT MC1UT — — — — MC0UT — — — MC0N1 MC1 — — — — MC0N1 MC1NT MC1NTT MC1NT MC1NT	MICON1 C1INTP C1INTN C1PCH1 C1PCH0 — — C1NCH<1:D> 0000 00 M2CON0 C2ON C2OUT C2OE C2POL — C2SP C2HYS C2SYNC 0000 00 M2CON0 C2INTN C2PCH1 C2PCH — — C2SP C2HYS C2SYNC 0000 00 M2CON1 C2INTN C2PCH1 C2PCH0 — — — C2NCH1 C2NCH1

TABLE 3-6: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend:x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.
Shaded locations are unimplemented, read as '0'.Note1:PIC16(L)F1827 only.

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching"** for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 Oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

NOTES:

8.6.6 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-6.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the Global
	Enable bit, GIE, of the INTCON register.
	User software should ensure the
	appropriate interrupt flag bits are clear prior
	to enabling an interrupt.

REGISTER 8-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	SSP1IF: Synchronous Serial Port 1 (MSSP1) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

; This	write rout	ine assumes the f	ollowing:
; 1. Tł	ne 16 bytes	s of data are load	led, starting at the address in DATA_ADDR
; 2. Ea	ach word of	data to be writt	en is made up of two adjacent bytes in DATA_ADDR,
; st	cored in li	ittle endian forma	t
; 3. A	valid star	ting address (the	e least significant bits = 000) is loaded in ADDRH:ADDRL
	DDRH and AI	DDRL are located i	n shared data memory 0x70 - 0x7F (common RAM)
;	_ ~_		
	BCF		; Disable ints so required sequences will execute properly
	BANKSEL		; Bank 3
	MOVE		; Load initial address
	MOVWF MOVF		; ;
	MOVF MOVWF	EEADRL	;
	MOVLW		; Load initial data address
	MOVWF	FSR0L	;
	MOVLW		; Load initial data address
	MOVWF	FSR0H -	;
	BSF	EECON1, EEPGD	; Point to program memory
	BCF	EECON1,CFGS	; Not configuration space
	BSF	EECON1,WREN	; Enable writes
	BSF	EECON1,LWLO	; Only Load Write Latches
LOOP			
	MOVIW	FSR0++	; Load first data byte into lower
	MOVWF		;
	MOVIW		; Load second data byte into upper
	MOVWF	EEDATH	;
	MOME		; Check if lower bits of address are '000'
	MOVF XORLW		; Check if we're on the last of 8 addresses
	ANDLW		;
	BTFSC		, ; Exit if last of eight words,
	GOTO		;
	MOVLW	55h	; Start of required write sequence:
	MOVWF	EECON2	; Write 55h
ъ 8	MOVLW	0AAh	;
enc	MOVWF		; Write AAh
Required Sequence	BSF		; Set WR bit to begin write
ጁ ∾	NOP		; Any instructions here are ignored as processor
	NOD		; halts to begin write sequence
	NOP		; Processor will stop here and wait for write to complete.
			; After write processor continues with 3rd instruction.
	INCE		· Otill looding latebox Transmost address
	INCF GOTO		; Still loading latches Increment address ; Write next latches
	9010	HOOF	/ WITCH MEAL TALCHES
START_V	VRITE		
_	BCF	EECON1,LWLO	; No more loading latches - Actually start Flash program
			; memory write
	MOVLW		; Start of required write sequence:
	MOVWF		; Write 55h
nce	MOVLW		; : Write AAb
Required Sequence	MOVWF		; Write AAh : Set WP bit to begin write
Sec	BSF NOP		; Set WR bit to begin write ; Any instructions here are ignored as processor
	1105		; halts to begin write sequence
	NOP		; Processor will stop here and wait for write complete.
			; after write processor continues with 3rd instruction
	BCF		; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all of			other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 16-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

bit 7-0 ADRES<9:2>: ADC Result Register bits Upper 8 bits of 10-bit conversion result

REGISTER 16-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	_	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower 2 bits of 10-bit conversion result bit 5-0 Reserved: Do not use.

20.2 Option and Timer0 Control Register

REGISTER 20-1: OPTION_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1	/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W	/-1/1	R/W-1/1
WPUEN	INTEDG	TMR00	CS T	MR0SE	PSA		PS<2	2:0>	
bit 7									bit (
Legend:									
R = Readable		W = Writ		_	-	emented bit, r			
u = Bit is uncl '1' = Bit is set	0	x = Bit is '0' = Bit i			-n/n = value	at POR and	BOR/value	at all otr	ier Resets
		0 – Bil I	s cleared	1					
bit 7	WPUEN: V	Veak Pull-up	Enable I	oit					
					MCLR, if it is				
					al WPUx latc	h values			
bit 6		nterrupt Edge							
		pt on rising e pt on falling e							
bit 5		Timer0 Clock	•	•					
bit o		ion on T0CK		Coloot bit					
		I instruction		ck (Fosc/4	ŀ)				
bit 4	TMR0SE:	Timer0 Sourd	ce Edge	Select bit					
		ent on high-t ent on low-to							
bit 3		caler Assigni							
		ler is not ass		the Timer	0 module				
		ller is assigne							
bit 2-0	PS<2:0>:	Prescaler Ra	te Select	bits					
	ł	Bit Value Tir	mer0 Rate	9					
	-	000	1:2	_					
		001 010	1:4 1:8						
		010	1:16						
		100	1:32						
		101	1:64						
		110 111	1:128 1:256						
		1							
TABLE 20-1	SUMMA		GISTER	S ASSO	CIATED WI	TH TIMFRO			
							I		Desiste
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Registe

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	—	—	—	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	318
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	177
TMR0	R0 Timer0 Module Register								173*
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	122

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	—	128
CCP1CON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	226
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	91
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	127
TMR1H	Holding Reg	gister for the	Most Signi	ficant Byte o	of the 16-bit	TMR1 Regi	ster		177*
TMR1L	Holding Reg	gister for the	Least Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		177*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	127
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	185
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	186

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

PxM<1	1:0>	Signal	0 Pulse Width	→	PRx+1
				Period	
00	(Single Output)	PxA Modulated			
		PxA Modulated		 Delay	<u> </u>
10	(Half-Bridge)	PxB Modulated	Delay		
		PxA Active			
01	(Full-Bridge, Forward)	PxB Inactive	— :	I	<u>I</u>
i orward)	i olivala)	PxC Inactive			
		PxD Modulated			
		PxA Inactive	_ !		1 1 1
11	(Full-Bridge, Reverse)	PxB Modulated			I
Revers	Nevelse)	PxC Active		1 	
		PxD Inactive	—	I 	

EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE) FIGURE 24-7.

Pulse Width = Tosc * (CCPRxL<7:0>:CCPxCON<5:4>) * (TMRx Prescale Value)
Delay = 4 * Tosc * (PWMxCON<6:0>)

24.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 24-10.


In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 24-11.

In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 24-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

FIGURE 24-10: EXAMPLE OF FULL-BRIDGE APPLICATION





28.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSPTM refer to the "PIC16(L)F182X/PIC12(L)F1822 Memory Programming Specification" (DS41390).

28.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 28-1 for example circuit.




FIGURE 28-1: VPP LIMITER EXAMPLE CIRCUIT

PIC16(L)F1826/27.




FIGURE 30-21: I²C[™] BUS DATA TIMING




TABLE 30-15: I²C[™] BUS START/STOP BITS REQUIREMENTS

Param No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions
SP90*	Tsu:sta	Start condition	100 kHz mode	4700		—	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	—		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	—	—	ns	After this period, the first
		Hold time	400 kHz mode	600	_	—		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	—	ns	
		Setup time	400 kHz mode	600	_	—		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	—	ns	
		Hold time	400 kHz mode	600	_			

* These parameters are characterized but not tested.

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

Original release (06/2009)

Revision B (08/09)

Revised Tables 5-3, 6-2, 12-2, 12-3; Updated Electrical Specifications; Added UQFN Package; Added SOIC and QFN Land Patterns; Updated Product ID section.

Revision C (06/10)

Updated Electrical Specification and included Enhanced Core Golden Chapters.

Revision D (04/11)

Added Char Data to release Final data sheet.

APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This section provides comparisons when migrating from other similar PIC^\circledast devices to the $\mathsf{PIC16}(\mathsf{L})\mathsf{F1826}/\mathsf{27}$ family of devices.

B.1 PIC16F648A to PIC16(L)F1827

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F648A	PIC16(L)F1827
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	4K	4K
Max. SRAM (Bytes)	256	384
Max. EEPROM (Bytes)	256	256
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Brown-out Reset	Y	Y
Internal Pull-ups	RB<7:0>	RB<7:0>, RA5
Interrupt-on-Change	RB<7:4>	RB<7:0>, Edge Selectable
Comparator	2	2
AUSART/EUSART	1/0	0/2
Extended WDT	N	Y
Software Control Option of WDT/BOR	Ν	Y
INTOSC	48 kHz or	31 kHz -
Frequencies	4 MHz	32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/2
Enhanced PIC16 CPU	Ν	Y
MSSPx/SSPx	0	2/0
Reference Clock	Ν	Y
Data Signal Modulator	Ν	Y
SR Latch	Ν	Y
Voltage Reference	N	Y
DAC	Y	Y

NOTES:

NOTES: