



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	LVD, POR, PWM, WDT
Number of I/O	20
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 9x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-WFQFN
Supplier Device Package	24-VCT (3x3)
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87fbg08aure-te-l-h

# **Package Dimensions**


unit : mm (typ)

3175C (build-to-order)



### **Package Dimensions**

unit : mm (typ) 3366



### ■Minimum Bus Cycle

- 83.3ns (12MHz at V<sub>DD</sub>=2.7V to 5.5V, Ta=-40°C to +85°C)
- 100ns (10MHz at  $V_{DD}=2.2V$  to 5.5V,  $Ta=-40^{\circ}C$  to  $+85^{\circ}C$ )
- 250ns ( 4MHz at  $V_{DD}$ =1.8V to 5.5V, Ta=-40°C to +85°C) Note: The bus cycle time here refers to the ROM read speed.

### ■Minimum Instruction Cycle Time

- 250ns (12MHz at V<sub>DD</sub>=2.7V to 5.5V, Ta=-40°C to +85°C)
- 300ns (10MHz at VDD=2.2V to 5.5V, Ta=-40°C to +85°C)
- 750ns (4MHz at  $V_{DD}$ =1.8V to 5.5V, Ta=-40°C to +85°C)

### ■Ports

• Normal withstand voltage I/O ports

Ports I/O direction can be designated in 1-bit units Ports I/O direction can be designated in 4-bit units

• Dedicated oscillator ports/input ports

• Reset pin

• Power pins

12 (P1n, P20, P21, P70, CF2/XT2)

8 (P0n)

1 (CF1/XT1)

1 (RES)

2 (VSS1, VDD1)

#### **■**Timers

• Timer 0: 16-bit timer/counter with a capture register.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)  $\times$  2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

+ 8-bit counter (with an 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM)

#### **■**Interrupts

- 19 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
- 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/base timer
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7/ PWM4, PWM5
10	0004BH	H or L	Port 0

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)
- ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 8 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time
10 tCYC execution time
11 tCYC execution time
12 tCYC execution time
13 tCYC execution time
14 tCYC execution time
15 tCYC execution time
16 tCYC execution time
17 tCYC execution time
18 tCYC execution time
19 tCYC execution time
10 tCYC execution time

#### ■Oscillation Circuits

• Internal oscillation circuits

Low-speed RC oscillation circuit (SRC): For system clock / For Watchdog timer (100kHz)

Medium-speed RC oscillation circuit (RC): For system clock (1MHz)

Frequency variable RC oscillation circuit (MRC): For system clock (8MHz ± 1.5%, Ta=-10°C to +85°C)

• External oscillation circuits

Hi-speed CF oscillation circuit (CF): For system clock, with internal Rf

Low speed crystal oscillation circuit (X'tal): For low-speed system clock / For Watchdog timer, with internal Rf

- 1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
- 2) Both the CF and crystal oscillator circuits stop operation on a system reset. After reset is released, oscillation is stopped so start the oscillation operation by program.

#### ■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

### ■Internal Reset Function

- Power-on reset (POR) function
  - 1) POR reset is generated only at power-on time.
  - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
  - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
  - 2) The use or disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V) can be selected by optional configuration.

#### ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) There are four ways of resetting the HALT mode.
    - (1) Setting the reset pin to the low level
    - (2) System resetting by low-voltage detection
    - (3) System resetting by watchdog timer
    - (4) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, low-/medium-/ Frequency variable RC, and crystal oscillators automatically stop operation.

Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.

- 2) There are five ways of resetting the HOLD mode.
  - (1) Setting the reset pin to the lower level.
  - (2) System resetting by low-voltage detection
  - (3) System resetting by watchdog timer
  - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4
    - \* INTO and INT1 HOLD mode reset is available only when level detection is set.
  - (5) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
- 1) The CF, low-/medium-/ Frequency variable RC oscillators automatically stop operation.

Note: The oscillation of the low-speed RC oscillator is also controlled directly by the watchdog timer and its standby-mode-time oscillation is also controlled.

- 2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
- 3) There are six ways of resetting the X'tal HOLD mode.
  - (1) Setting the reset pin to the low level.
  - (2) System resetting by watchdog timer or low-voltage detection.
  - (3) System resetting by watchdog timer or low-voltage detection.
  - (4) Having an interrupt source established at either INT0, INT1, INT2, INT4
    - \* INTO and INT1 HOLD mode reset is available only when level detection is set.
  - (5) Having an interrupt source established at port 0.
  - (6) Having an interrupt source established in the base timer circuit.

Note: Available only when X'tal oscillation is selected.

#### ■Onchip Debugger (flash versions only)

- Supports software debugging with the microcontroller mounted on the target board.
- Software break setting
- Stepwise execution of instructions
- Real time RAM data monitoring function

All the RAM data map contents can be monitored and rewritten on the screen when the program is running. (Part of the SFR data cannot be rewritten.)


• Two channels of on-chip debugger pins are available to be compatible with small pin count devices. DBGP0 (P0), DBGP1 (P1)

#### ■Data Security Function (flash versions only)

• Protects the program data stored in flash memory from unauthorized read or copy.

Note: This data security function does not necessarily provide absolute data security.

# **Pin Assignment**




Top view

SSOP24(225mil) "Lead-/Halogen-free Type" SSOP24(275mil) "Lead-/Halogen-free Type"

SSOP24	NAME
1	P70/INT0/T0LCP/AN8
2	RES
3	V <sub>SS</sub> 1
4	CF1/XT1
5	CF2/XT2
6	V <sub>DD</sub> 1
7	P10/S00
8	P11/SI0/SB0
9	P12/SCK0
10	P13/SO1/DBGP12
11	P14/SI1/SB1/DBGP11
12	P15/SCK1/INT3/T0IN/DBGP10

SSOP24	NAME
13	P16/T1PWML/INT2/T0IN
14	P17/T1PWMH/BUZ/INT1/T0HCP
15	P20/UTX/INT4/T1IN/PWM4
16	P21/URX/INT4/T1IN/PWM5
17	P00/AN0
18	P01/AN1
19	P02/AN2
20	P03/AN3
21	P04/AN4
22	P05/AN5/CKO/DBGP00
23	P06/AN6/T6O/DBGP01
24	P07/T7O/DBGP02



VCT24(3×3) "Lead-/Halogen-free Type"

VCT24	NAME
1	V <sub>SS</sub> 1
2	CF1/XT1
3	CF2/XT2
4	V <sub>DD</sub> 1
5	P10/SO0
6	P11/SI0/SB0
7	P12/SCK0
8	P13/SO1/DBGP12
9	P14/SI1/SB1/DBGP11
10	P15/SCK1/INT3/T0IN/DBGP10
11	P16/T1PWML/INT2/T0IN
12	P17/T1PWMH/BUZ/INT1/T0HCP

VCT24	NAME
13	P20/UTX/INT4/T1IN/PWM4
14	P21/URX/INT4/T1IN/PWM5
15	P00/AN0
16	P01/AN1
17	P02/AN2
18	P03/AN3
19	P04/AN4
20	P05/AN5/CKO/DBGP00
21	P06/AN6/T6O/DBGP01
22	P07/T7O/DBGP02
23	P70/INT0/T0LCP/AN8
24	RES

### **Recommended Unused Pin Connections**

Dort Nove	Recommended Unused Pin Connections				
Port Name	Board	Software			
P00 to P07	Open	Output low			
P10 to P17	Open	Output low			
P20 to P21	Open	Output low			
P70	Open	Output low			
CF1/XT1	Pulled low with a 100kΩ resistor or less	General-purpose input port			
CF2/XT2	Pulled low with a 100kΩ resistor or less	General-purpose input port			


### **On-chip Debugger Pin Connection Requirements**

For the treatment of the on-chip debugger pins, refer to the separately available documents entitled "RD87 on-chip debugger installation manual".

### Power Pin Treatment Recommendations (VDD1, VSS1)

Connect bypass capacitors that meet the following conditions between the V<sub>DD</sub>1 and V<sub>SS</sub>1 pins:

- Connect among the V<sub>DD</sub>1 and V<sub>SS</sub>1 pins and bypass capacitors C1 and C2 with the shortest possible heavy lead wires, making sure that the impedances between the both pins and the bypass capacitors are as possible (L1=L1', L2=L2').
- Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should approximately 0.1μF.



### Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = 0V$

	Danamatan	Completel	Pin/Remarks	O andition a			Specif	ication	
	Parameter	Symbol	Fill/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Maximum supply voltage		V <sub>DD</sub> max	V <sub>DD</sub> 1			-0.3		+6.5	
Inp	out voltage	٧ <sub>I</sub>	CF1			-0.3		V <sub>DD</sub> +0.3	V
	out/output tage	V <sub>IO</sub>	Ports 0, 1, 2, P70, CF2, RES			-0.3		V <sub>DD</sub> +0.3	
urrent	Peak output current	ЮРН	Ports 0, 1, 2	CMOS output select Per 1 applicable pin		-10			
High level output current	Mean output current (Note 1-1)	IOMH	Ports 0, 1, 2	CMOS output select Per 1 applicable pin		-7.5			
High le	Total output current	ΣΙΟΑΗ(1)	Ports 0, 1, 2	Total of all applicable pins		-25			
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2	Per 1 applicable pin				20	mA
ent		IOPL(2)	P00, P01	Per 1 applicable pin				30	
curi		IOPL(3)	P70, CF2	Per 1 applicable pin				10	
Low level output current	Mean output current	IOML(1)	P02 to P07 Ports 1, 2	Per 1 applicable pin				15	
leve	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20	
_ow		IOML(3)	P70, CF2	Per 1 applicable pin				7.5	
	Total output current	ΣIOAL(1)	Ports 0, 1, Ports 2, 7, CF2	Total of all applicable pins				70	
	wer sipation	Pd max(1)	SSOP24(225mil)	Ta=-40 to +85°C Package only				111	
		Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				334	
		Pd max(3)	VCT24(3 × 3)	Ta=-40 to +85°C Package only				66	mW
		Pd max(4)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-3)				335	
	perating ambient	Topr				-40		+85	
Sto	orage ambient mperature	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Note 1-3: Thermal resistance board (size: 40×50×0.8tmm, glass epoxy, 4-layer(2S2P)) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### Allowable Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$

Doromotor	Cumbal	Pin/Remarks	Conditions			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Operating	V <sub>DD</sub> (1)	V <sub>DD</sub> 1	0.245μs ≤ tCYC ≤ 200μs		2.7		5.5	
supply voltage	V <sub>DD</sub> (2)		0.294μs ≤ tCYC ≤ 200μs		2.2		5.5	
(Note 2-1)	V <sub>DD</sub> (3)		0.735μs ≤ tCYC ≤ 200μs		1.8		5.5	
Memory	VHD	V <sub>DD</sub> 1	RAM and register contents sustained					
sustaining			in HOLD mode.		1.6			
supply voltage High level	\//1\	Ports 1, 2, 7		401.55	0.01/ 0.7		.,	
input voltage	V <sub>IH</sub> (1)	Ports 0		1.8 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	V
pat remage	V <sub>IH</sub> (2)			1.8 to 5.5	0.3V <sub>DD</sub> +0.7		V <sub>DD</sub>	
Lawlayal	V <sub>IH</sub> (3)	CF1, CF2, RES		1.8 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
Low level input voltage	V <sub>IL</sub> (1)	Ports 1, 2, 7		4.0 to 5.5	V <sub>SS</sub>		0.1V <sub>DD</sub> +0.4	
input voitage	1/ (0)	Darta O		1.8 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	_
	V <sub>IL</sub> (2)	Ports 0		4.0 to 5.5	V <sub>SS</sub>		0.15V <sub>DD</sub> +0.4	
	14 (0)	054 050 ===		1.8 to 4.0	V <sub>SS</sub>		0.2V <sub>DD</sub>	1
12.1.11	V <sub>IL</sub> (3)	CF1, CF2, RES		1.8 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
High level output current	I <sub>OH</sub> (1)	Ports 0, 1, 2	Per 1 applicable pin	4.5 to 5.5	-1.0			
output current	I <sub>OH</sub> (2)			2.7 to 4.5	-0.35			
	IOH(3)			1.8 to 2.7	-0.15			
	I <sub>OH</sub> (4)	P05 (System clock	Per 1 applicable pin	4.5 to 5.5	-6.0			
	I <sub>OH</sub> (5)	output function used)		2.7 to 4.5	-1.4			
	I <sub>OH</sub> (6)	useu)		1.8 to 2.7	-0.8			
	ΣI <sub>OH</sub> (1)	Ports 0, 1, 2	Total of all applicable pins	4.5 to 5.5	-25			
	ΣI <sub>OH</sub> (2)			2.7 to 4.5	-8.0			
	$\Sigma$ I <sub>OH</sub> (3)			1.8 to 2.7	-3.5			
Low level	I <sub>OL</sub> (1)	Ports 0, 1, 2	Per 1 applicable pin	4.5 to 5.5	0.0		7	
output current	I <sub>OL</sub> (2)		. c. r applicable pill	2.7 to 4.5			1	
	I <sub>OL</sub> (3)			1.8 to 2.7			0.5	
	I <sub>OL</sub> (4)	P70, CF2	Per 1 applicable pin				0.3	mA
		170, 012	Тегт аррисаме рит	2.7 to 5.5				
	I <sub>OL</sub> (5)	P00, P01	Por 1 applicable pin	1.8 to 2.7			0.5	
	I <sub>OL</sub> (6)	P00, P01	Per 1 applicable pin	4.5 to 5.5			15	
	I <sub>OL</sub> (7)			2.7 to 4.5			2	
	IOT(8)	D. 4. 0	Table 6 Harris Frankrick	1.8 to 2.7			1	
	Σl <sub>OL</sub> (1)	Ports 0	Total of all applicable pins	4.5 to 5.5			40	
	ΣI <sub>OL</sub> (2)			2.7 to 4.5			10	
	ΣI <sub>OL</sub> (3)			1.8 to 2.7			5	
	ΣI <sub>OL</sub> (4)	Ports 0, 1, 2, CF2	Total of all applicable pins	4.5 to 5.5			70	
	∑I <sub>OL</sub> (5)			2.7 to 4.5			21	
	∑l <sub>OL</sub> (6)			1.8 to 2.7	1		10.5	-
	∑l <sub>OL</sub> (7)	Ports 7	Total of all applicable pins	2.7 to 5.5	1		1	
	∑l <sub>OL</sub> (8)			1.8 to 2.7			0.5	
Instruction	tCYC			2.7 to 5.5	0.245		200	_
cycle time (Note 2-2)				2.2 to 5.5	0.294		200	μs
(14016 2-2)				1.8 to 5.5	0.735		200	
External system clock	FEXCF	CF1	CF2 pin open     System clock frequency division	2.7 to 5.5	0.1		12	-
frequency			ratio=1/1  • External system clock duty=50±5%	1.8 to 5.5	0.1		4	MHz
			CF2 pin open     System clock frequency division	3.0 to 5.5	0.2		24.4	-
			ratio=1/2 • External system clock duty=50±5%  or equal to 2.2V in the flash RON	2.0 to 5.5	0.2		8	

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 2.2V in the flash ROM onboard programming mode. Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/Remarks	Conditions		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation. See Fig. 1.	2.7 to 5.5		12		
range (Note 2-3)	FmCF(2)	CF1, CF2	10MHz ceramic oscillation. See Fig. 1.	2.2 to 5.5		10		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation. CF oscillation normal amplifier size selected. (CFLAMP=0) See Fig. 1.	1.8 to 5.5		4		
			4MHz ceramic oscillation. CF oscillation low amplifier size selected. (CFLAMP=1) See Fig. 1.	2.2 to 5.5		4		MHz
	FmMRC(1)		Frequency variable RC oscillation. (Note 2-4)	1.8 to 5.5	7.84	8.0	8.16	
	FmMRC(2)		Frequency variable RC oscillation.  • Ta=-10 to +85°C (Note 2-4)	1.8 to 5.5	7.88	8.0	8.12	
	FmRC		Internal medium-speed RC oscillation	1.8 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal low-speed RC oscillation	1.8 to 5.5	50	100	200	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 1.	1.8 to 5.5		32.768		kHz
Oscillation stabilization time	tmsMRC		When Frequency variable RC oscillation state is switched from stopped to enabled.  See Fig. 3.	1.8 to 5.5			100	μs

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-4: When switching the system clock, allow an oscillation stabilization time of 100µs or longer after the frequency variable RC oscillator circuit transmits from the "oscillation stopped" to "oscillation enabled" state.

# Electrical Characteristics at Ta = -40°C to +85°C, $V_{SS}1$ = 0V

Parameter	Symbol	mbol Pin/Remarks	Conditions	Specification				
Farameter	Symbol	FIII/IXemarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2, P70, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I <sub>IH</sub> (2)	CF1, CF2	Input port selected VIN=VDD	1.8 to 5.5			1	
	IIH(3)	CF1	Reset state VIN=VDD	1.8 to 5.5			15	μА
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2, P70, RES	Output disabled Pull-up resistor off  VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			
	I <sub>IL</sub> (2)	CF1, CF2	Input port selected VIN=VSS	1.8 to 5.5	-1			
High level output	V <sub>OH</sub> (1)	Ports 0, 1, 2	I <sub>OH</sub> =-1mA	4.5 to 5.5	V <sub>DD</sub> -1			
voltage	V <sub>OH</sub> (2)		I <sub>OH</sub> =-0.35mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.15mA	1.8 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	P05 (System	I <sub>OH</sub> =-6mA	4.5 to 5.5	V <sub>DD</sub> -1			
	V <sub>OH</sub> (5)	clock output function used)	I <sub>OH</sub> =-1.4mA	2.7 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (6)		I <sub>OH</sub> =-0.8mA	1.8 to 5.5	V <sub>DD</sub> -0.4			
Low level output	V <sub>OL</sub> (1)	Ports 0, 1, 2	I <sub>OL</sub> =7mA	4.5 to 5.5			1.5	.,
voltage	V <sub>OL</sub> (2)		I <sub>OL</sub> =1mA	2.7 to 5.5			0.4	V
	V <sub>OL</sub> (3)		I <sub>OL</sub> =0.5mA	1.8 to 5.5			0.4	
	V <sub>OL</sub> (4)	P70, CF2	I <sub>OL</sub> =1mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (5)		I <sub>OL</sub> =0.5mA	1.8 to 5.5			0.4	
	V <sub>OL</sub> (6)	P00, P01	I <sub>OL</sub> =15mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (7)		I <sub>OL</sub> =2mA	2.7 to 5.5			0.4	
	V <sub>OL</sub> (8)		I <sub>OL</sub> =1mA	1.8 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2 P70	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected	4.5 to 5.5	15	35	80	
	Rpu(2)		low-impedance pull-up.	1.8 to 4.5	18	50	230	l.O
	Rpu(3)	Port 0	V <sub>OH</sub> =0.9V <sub>DD</sub> When Port 0 selected high-impedance pull-up.	1.8 to 5.5	100	200	400	kΩ
Hysteresis voltage	VHYS(1)	Ports 1, 2, P70,		2.7 to 5.5		0.1V <sub>DD</sub>		V
	VHYS(2)	RES		1.8 to 2.7		0.07V <sub>DD</sub>		V
Pin capacitance	СР	All pins	For pins other than that under test:  VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF

### SIO0 Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$ (Note 4-1-1)

	Parameter Sym		Cumbal	Pin/	Conditions			Speci	fication	
			Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 5.		2			
		Low level pulse width	tSCKL(1)				1			
	Input clock	High level pulse width	tSCKH(1)			1.8 to 5.5	1			tCYC
Serial clock	dul		tSCKHA(1)		Continuous data transmission/reception mode     See Fig. 5. (Note 4-1-2)		4			icrc
Seria		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
	ock	Low level pulse width	tSCKL(2)	• See Fig. 5.			1/2			tSCK
	Output clock	High level	tSCKH(2)			1.8 to 5.5	1/2			
		pulse width	tSCKHA(2)		Continuous data transmission/reception mode  CMOS output selected  See Fig. 5.		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC
nbut	indni		time tsDI(1) SB0(P11), • Must be specified with respect to rising edge of		· ·		0.05			
Seriali			thDI(1)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.05			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.08	
Serial output	ndul		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	1.8 to 5.5			1tCYC +0.08	μs
Seria	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.08	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

# SIO1 Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{SS}1 = 0V$ (Note 4-2-1)

		Daramatar	Cumbal	Pin/	Conditions			Speci	fication	
		Parameter	Symbol	Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	• See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(3)			1.8 to 5.5	1			tCYC
clock	응   pul	High level pulse width	tSCKH(3)				1			ICYC
Serial	~	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected		2			
S	out clock	Low level pulse width	tSCKL(4)		• See Fig. 5.	1.8 to 5.5		1/2		tSCK
	Output	High level pulse width	tSCKH(4)				1/2			IOOK
Serial input	Da	ta setup time	tsDI(2)	SI1(P14), SB1(P14)	Must be specified with respect to rising edge of	101.55	(1/3)tCYC +0.01			
Serial	Da	ta hold time	thDI(2)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.01			
Serial output	Ou	tput delay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK.     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 5.	1.8 to 5.5			(1/2)tCYC +0.05	μs

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

# Pulse Input Conditions at Ta = -40°C to +85°C, $V_{SS}1 = 0V$

Dt	Comple of	Dia/Damanta	O a malifica ma			Speci	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P17),	<ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 or 1 are</li></ul>	404-55	4			
		INT2(P16), INT4(P20 to P21)	enabled.	1.8 to 5.5	7			
	tPIH(2) tPIL(2)	INT3(P15) when noise filter time constant is 1/1	Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	• Event inputs for timer 0 are 1.8 to 5.5				tCYC
	tPIH(3) tPIL(3)	INT3(P15) when noise filter time constant is 1/32	Interrupt source flag can be set.     Event inputs for timer 0 are nabled.	1.8 to 5.5	64			
	tPIH(4) INT3(P15) when noise filter time constant is 1/128		Interrupt source flag can be set.     Event inputs for timer 0 are enabled.	1.8 to 5.5	256			
	tPIL(5)	RES	Resetting is enabled.	1.8 to 5.5	200			μs

### Reference voltage (VREF17) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = 0$ V

December	0	Dia/Damanta	O titi		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Output voltage	VOVREF			2.0 to 5.5	1.67	1.75	1.83	V	
Reference voltage operation current (Note 7-1)	IDDVREF			2.0 to 5.5		110		μΑ	
Operation stabilization time (Note 7-2)	tVRW			2.0 to 5.5			100	μs	

Note 7-1: IDDVREF denotes the currents that only flow to multivariable RC oscillator circuit's reference voltage circuit. Note 7-2: tVRW denotes the stabilization time from starting multivariable RC oscillator.

### Power-on Reset (POR) Characteristics at $Ta = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$ , $V_{SS}1 = 0\text{V}$

						Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
POR release	PORRL		Select from option.	1.67V	1.55	1.66	1.77	
voltage			(Note 8-1)	1.97V	1.85	1.96	2.07	
				2.07V	1.93	2.05	2.17	
				2.37V	2.23	2.35	2.47	
				2.57V	2.43	2.55	2.67	٧
				2.87V	2.71	2.85	2.99	V
				3.86V	3.65	3.83	4.00	
				4.35V	4.12	4.32	4.50	
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 8-2)			0.7	0.95	
Power supply rise time	PORIS		Power supply rise time from 0V to 1.6V.				100	ms

Note8-1: The POR release level can be selected out of 8 levels only when the LVD reset function is disabled.

Note8-2: POR is in an unknown state before transistors start operation.

### Low Voltage Detection Reset (LVD) Characteristics at Ta = -40°C to +85°C, $V_{SS}1=0V$

						Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit
LVD reset voltage	LVDET		Select from option.	1.91V	1.81	1.91	2.01	
(Note 9-2)			(Note 9-1)	2.01V	1.90	2.00	2.10	
			(Note 9-3)	2.31V	2.20	2.30	2.40	
			• See Fig. 8.	2.51V	2.40	2.50	2.60	V
				2.81V	2.68	2.80	2.92	
				3.79V	3.62	3.78	3.94	
				4.28V	4.09	4.27	4.45	
LVD hysteresis width	LVHYS			1.91V		50		
				2.01V		50		
				2.31V		50		
				2.51V		50		mV
				2.81V		50		
				3.79V		50		
				4.28V		50		
Detection voltage	LVUKS		• See Fig. 8.			0.7	0.05	V
unknown state			(Note 9-4)			0.7	0.95	V
Low voltage detection	TLVDW		• LVDET-0.5V					
minimum width			See Fig. 9.		0.2			ms
(Reply sensitivity)								

Note9-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note9-2: LVD reset voltage specification values do not include hysteresis voltage.

Note9-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note9-4: LVD is in an unknown state before transistors start operation.

Continued from preceding page.

Continued from		Pin/				Specif	ication	
Parameter	Symbol	remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current (Note 10-1)	IDDHALT(7)	V <sub>DD</sub> 1	HALT mode     FsX'tal=32.768kHz crystal oscillation mode     Internal low speed and medium speed RC oscillation stopped.	1.8 to 5.5		1.3	2.3	mA
(Note 10-2)			System clock set to 8MHz with frequency variable RC oscillation     1/1 frequency division ratio	1.8 to 3.6		0.91	1.5	
	IDDHALT(8)		HALT mode     External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC	1.8 to 5.5		18	68	
			oscillation.  Internal medium speed RC oscillation stopped.  Frequency variable RC oscillation stopped.  1/1 frequency division ratio	1.8 to 3.6		11	35	
	IDDHALT(9)		HALT mode     External FsX'tal and FmCF oscillation stopped.     System clock set to internal low speed RC	5.0		18	46	
			oscillation.  Internal medium speed RC oscillation stopped.  Frequency variable RC oscillation stopped.	3.3		11	27	
			1/1 frequency division ratio     Ta=-10 to +50°C	2.5		7.4	19	
	IDDHALT(10)	HALT mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side     Internal low speed and medium speed RC	1.8 to 5.5		24	98		
			oscillation stopped.  • Frequency variable RC oscillation stopped.  • 1/2 frequency division ratio	1.8 to 3.6		8.0	35	
	IDDHALT(11)		HALT mode     FsX'tal=32.768kHz crystal oscillation mode     System clock set to 32.768kHz side	5.0		24	63	μА
			Internal low speed and medium speed RC oscillation stopped.     Frequency variable RC oscillation stopped.	3.3		8.0	23	μΑ
			1/2 frequency division ratio     Ta=-10 to +50°C	2.5		3.5	11	
HOLD mode	IDDHOLD(1)		HOLD mode	1.8 to 5.5		0.019	23	
consumption current			CF1=V <sub>DD</sub> or open (External clock mode)	1.8 to 3.6		0.011	11	
(Note 10-1)	IDDHOLD(2)		HOLD mode	5.0		0.019	1.2	
(Note 10-2)			CF1=V <sub>DD</sub> or open (External clock mode)     Ta=-10 to +50°C	3.3		0.011	0.59	
	IDDIIO D(a)		11010	2.5		0.010	0.30	
	IDDHOLD(3)		HOLD mode     CF1=VDD or open (External clock mode)	1.8 to 5.5		2.6	26	
			LVD option selected	1.8 to 3.6		2.0	13	
	IDDHOLD(4)		HOLD mode	5.0		2.6	3.8	
			CF1=V <sub>DD</sub> or open (External clock mode)     Ta=-10 to +50°C	3.3		2.0	2.8	
			LVD option selected	2.5		1.7	2.5	
Timer HOLD	IDDHOLD(5)		Timer HOLD mode	1.8 to 5.5		22	84	
mode			FsX'tal=32.768kHz crystal oscillation mode	1.8 to 3.6		6.5	30	
consumption current	IDDHOLD(6)		Timer HOLD mode	5.0		22	53	
(Note 10-1)			FsX'tal=32.768kHz crystal oscillation mode     Ta=-10 to +50°C	3.3		6.5	16	
(Note 10-2)	lugg of the eq		overent do not include overent that flour	2.5		2.7	7.2	

Note10-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note10-2: The consumption current values do not include operational current of LVD function if not specified.

# F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_{SS}1 = 0V$

Danamatan	0	Dia /Danasala	O and the man		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Onboard	IDDFW(1)	V <sub>DD</sub> 1	Only current of the Flash block.						
programming				2.2 to 5.5		5	10	mA	
current									
Programming	tFW(1)		Erasing time	0.04- 5.5		20	30	ms	
time	tFW(2)		Programming time	2.2 to 5.5		40	60	μs	

### **UART (Full Duplex) Operating Conditions** at Ta = -40°C to +85°C, $V_{SS}1 = 0V$


Danamatan	0	Dia /Damanda	O and distance		Specification				
Parameter	Symbol	Pin/Remarks	Conditions	V <sub>DD</sub> [V]	min	typ	max	unit	
Transfer rate	UBR	P20, P21		1.8 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



### **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

#### ■EPSON TOYOCOM

Nominal	T	Oscillator		Circuit (	Constant		Operating Voltage		lation tion Time	Dansada
Frequency	Туре	Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	SMD	MC-306	9	9	Open	330k	1.8 to 5.5	1.4	4.0	Applicable CL value = 7.0pF

#### ■SEIKO INSTRUMENTS

Nominal	_	Oscillator	Circuit Constant				Operating Voltage	Oscil Stabiliza	lation tion Time	D
Frequency	Туре	Name	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [s]	max [s]	Remarks
32.768kHz	SMD	SSP-T7-F	18	22	Open	330k	1.8 to 5.5	0.75	2.0	Applicable CL value = 12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V<sub>DD</sub> goes above the operating voltage lower limit (see Figure 3).

- The time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the Hold mode, under the state which the subclock oscillation is enabled, is reset and oscillation is started.

(Notes on the implementation of the oscillator circuit)

- Oscillation is influenced by the circuit pattern layout of printed circuit board. Place the oscillation-related components as close to the CPU chip and to each other as possible with the shortest possible pattern length.
- Keep the signal lines whose state changes suddenly or in which large current flows as far away from the oscillator circuit as possible and make sure that they do not cross one another.
- Be sure to insert a current limiting resistor (Rd) so that the oscillation amplitude never exceeds the input voltage level that is specified as the absolute maximum rating.
- The oscillator circuit constants shown above are sample characteristic values that are measured using the Our designated oscillation evaluation board. Since the accuracy of the oscillation frequency and other characteristics vary according to the board on which the IC is installed, it is recommended that the user consult the resonator vendor for oscillation evaluation of the IC on a user's production board when using the IC for applications that require high oscillation accuracy. For further information, contact your resonator vendor or Our company sales representative serving your locality.
- It must be noted, when replacing the flash ROM version of a microcontroller with a mask ROM version, that their operating voltage ranges may differ even when the oscillation constant of the external oscillator is the same.




Figure 1 CF and XT Oscillator Circuit






Figure 2 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Note: External oscillation circuit is selected.

Figure 3 Oscillation Stabilization Times



#### Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 4 Reset Circuit




Figure 5 Serial I/O Output Waveforms




Figure 6 Pulse Input Timing Signal Waveform




Figure 7 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 8 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R<sub>RES</sub> only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa