



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                         |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                |
| Core Processor             | M8C                                                                                                                                                                     |
| Core Size                  | 8-Bit                                                                                                                                                                   |
| Speed                      | 24MHz                                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                                       |
| Peripherals                | POR, PWM, WDT                                                                                                                                                           |
| Number of I/O              | 6                                                                                                                                                                       |
| Program Memory Size        | 4KB (4K x 8)                                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                                       |
| RAM Size                   | 256 x 8                                                                                                                                                                 |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 5.25V                                                                                                                                                            |
| Data Converters            | A/D 4x14b; D/A 2x9b                                                                                                                                                     |
| Oscillator Type            | Internal                                                                                                                                                                |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                       |
| Mounting Type              | Surface Mount                                                                                                                                                           |
| Package / Case             | 8-SOIC (0.154", 3.90mm Width)                                                                                                                                           |
| Supplier Device Package    | 8-SOIC                                                                                                                                                                  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24123a4-24sxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24123a4-24sxi</a> |


## Analog System

The analog system consists of six configurable blocks, each consisting of an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta sigma, and SAR)
- Filters (two and four pole band-pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6 to 9-bit resolution)
- Multiplying DACs (up to two, with 6 to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core resource)
- 1.3 V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in [Figure 3](#)

**Figure 3. Analog System Block Diagram**




## 32-Pin Part Pinout

Table 5. 32-Pin QFN<sup>[7]</sup>

| Pin No. | Type    |        | Pin Name        | Description                                              |
|---------|---------|--------|-----------------|----------------------------------------------------------|
|         | Digital | Analog |                 |                                                          |
| 1       | I/O     |        | P2[7]           |                                                          |
| 2       | I/O     |        | P2[5]           |                                                          |
| 3       | I/O     | I      | P2[3]           | Direct switched capacitor block input                    |
| 4       | I/O     | I      | P2[1]           | Direct switched capacitor block input                    |
| 5       | Power   |        | V <sub>SS</sub> | Ground connection                                        |
| 6       | Power   |        | SMP             | SMP connection to external components required           |
| 7       | I/O     |        | P1[7]           | I <sup>2</sup> C SCL                                     |
| 8       | I/O     |        | P1[5]           | I <sup>2</sup> C SDA                                     |
| 9       |         |        | NC              | No connection. Pin must be left floating                 |
| 10      | I/O     |        | P1[3]           |                                                          |
| 11      | I/O     |        | P1[1]           | XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[8]</sup>   |
| 12      | Power   |        | V <sub>SS</sub> | Ground Connection                                        |
| 13      | I/O     |        | P1[0]           | XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[8]</sup> |
| 14      | I/O     |        | P1[2]           |                                                          |
| 15      | I/O     |        | P1[4]           | Optional EXTCLK                                          |
| 16      |         |        | NC              | No connection. Pin must be left floating                 |
| 17      | I/O     |        | P1[6]           |                                                          |
| 18      | Input   |        | XRES            | Active high external reset with internal pull-down       |
| 19      | I/O     | I      | P2[0]           | Direct switched capacitor block input                    |
| 20      | I/O     | I      | P2[2]           | Direct switched capacitor block input                    |
| 21      | I/O     |        | P2[4]           | External AGND                                            |
| 22      | I/O     |        | P2[6]           | External V <sub>REF</sub>                                |
| 23      | I/O     | I      | P0[0]           | Analog column mux input                                  |
| 24      | I/O     | I      | P0[2]           | Analog column mux input                                  |
| 25      |         |        | NC              | No connection. Pin must be left floating                 |
| 26      | I/O     | I      | P0[4]           | Analog column mux input                                  |
| 27      | I/O     | I      | P0[6]           | Analog column mux input                                  |
| 28      | Power   |        | V <sub>DD</sub> | Supply voltage                                           |
| 29      | I/O     | I      | P0[7]           | Analog column mux input                                  |
| 30      | I/O     | I/O    | P0[5]           | Analog column mux input and column output                |
| 31      | I/O     | I/O    | P0[3]           | Analog column mux input and column output                |
| 32      | I/O     | I      | P0[1]           | Analog column mux input                                  |

LEGEND: A = Analog, I = Input, and O = Output.

Figure 7. CY8C24423A 32-Pin PSoC Device



### Notes

- The center pad on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
- These are the ISSP pins, which are not high Z at POR. See the [PSoC Technical Reference Manual](#) for details.

## Register Reference

This section lists the registers of the CY8C24x23A PSoC device. For detailed register information, see the [PSoC Programmable System-on-Chip Reference Manual](#).

### Register Conventions

#### *Abbreviations Used*

The register conventions specific to this section are listed in the following table.

**Table 7. Abbreviations**

| Convention | Description                  |
|------------|------------------------------|
| R          | Read register or bit(s)      |
| W          | Write register or bit(s)     |
| L          | Logical register or bit(s)   |
| C          | Clearable register or bit(s) |
| #          | Access is bit specific       |

### Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XO1 bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XO1 bit is set, the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are reserved and must not be accessed.

**Table 0-1. Register Map Bank 1 Table: Configuration Space**

| Name    | Addr (1,Hex) | Access | Name     | Addr (1,Hex) | Access | Name     | Addr (1,Hex) | Access | Name      | Addr (1,Hex) | Access |
|---------|--------------|--------|----------|--------------|--------|----------|--------------|--------|-----------|--------------|--------|
| PRT0DM0 | 00           | RW     |          | 40           |        | ASC10CR0 | 80           | RW     |           | C0           |        |
| PRT0DM1 | 01           | RW     |          | 41           |        | ASC10CR1 | 81           | RW     |           | C1           |        |
| PRT0IC0 | 02           | RW     |          | 42           |        | ASC10CR2 | 82           | RW     |           | C2           |        |
| PRT0IC1 | 03           | RW     |          | 43           |        | ASC10CR3 | 83           | RW     |           | C3           |        |
| PRT1DM0 | 04           | RW     |          | 44           |        | ASD11CR0 | 84           | RW     |           | C4           |        |
| PRT1DM1 | 05           | RW     |          | 45           |        | ASD11CR1 | 85           | RW     |           | C5           |        |
| PRT1IC0 | 06           | RW     |          | 46           |        | ASD11CR2 | 86           | RW     |           | C6           |        |
| PRT1IC1 | 07           | RW     |          | 47           |        | ASD11CR3 | 87           | RW     |           | C7           |        |
| PRT2DM0 | 08           | RW     |          | 48           |        |          | 88           |        |           | C8           |        |
| PRT2DM1 | 09           | RW     |          | 49           |        |          | 89           |        |           | C9           |        |
| PRT2IC0 | 0A           | RW     |          | 4A           |        |          | 8A           |        |           | CA           |        |
| PRT2IC1 | 0B           | RW     |          | 4B           |        |          | 8B           |        |           | CB           |        |
|         | 0C           |        |          | 4C           |        |          | 8C           |        |           | CC           |        |
|         | 0D           |        |          | 4D           |        |          | 8D           |        |           | CD           |        |
|         | 0E           |        |          | 4E           |        |          | 8E           |        |           | CE           |        |
|         | 0F           |        |          | 4F           |        |          | 8F           |        |           | CF           |        |
|         | 10           |        |          | 50           |        | ASD20CR0 | 90           | RW     | GDI_O_IN  | D0           | RW     |
|         | 11           |        |          | 51           |        | ASD20CR1 | 91           | RW     | GDI_E_IN  | D1           | RW     |
|         | 12           |        |          | 52           |        | ASD20CR2 | 92           | RW     | GDI_O_OU  | D2           | RW     |
|         | 13           |        |          | 53           |        | ASD20CR3 | 93           | RW     | GDI_E_OU  | D3           | RW     |
|         | 14           |        |          | 54           |        | ASC21CR0 | 94           | RW     |           | D4           |        |
|         | 15           |        |          | 55           |        | ASC21CR1 | 95           | RW     |           | D5           |        |
|         | 16           |        |          | 56           |        | ASC21CR2 | 96           | RW     |           | D6           |        |
|         | 17           |        |          | 57           |        | ASC21CR3 | 97           | RW     |           | D7           |        |
|         | 18           |        |          | 58           |        |          | 98           |        |           | D8           |        |
|         | 19           |        |          | 59           |        |          | 99           |        |           | D9           |        |
|         | 1A           |        |          | 5A           |        |          | 9A           |        |           | DA           |        |
|         | 1B           |        |          | 5B           |        |          | 9B           |        |           | DB           |        |
|         | 1C           |        |          | 5C           |        |          | 9C           |        |           | DC           |        |
|         | 1D           |        |          | 5D           |        |          | 9D           |        | OSC_GO_EN | DD           | RW     |
|         | 1E           |        |          | 5E           |        |          | 9E           |        | OSC_CR4   | DE           | RW     |
|         | 1F           |        |          | 5F           |        |          | 9F           |        | OSC_CR3   | DF           | RW     |
| DBB00FN | 20           | RW     | CLK_CR0  | 60           | RW     |          | A0           |        | OSC_CR0   | E0           | RW     |
| DBB00IN | 21           | RW     | CLK_CR1  | 61           | RW     |          | A1           |        | OSC_CR1   | E1           | RW     |
| DBB00OU | 22           | RW     | ABF_CR0  | 62           | RW     |          | A2           |        | OSC_CR2   | E2           | RW     |
|         | 23           |        | AMD_CR0  | 63           | RW     |          | A3           |        | VLT_CR    | E3           | RW     |
| DBB01FN | 24           | RW     |          | 64           |        |          | A4           |        | VLT_CMP   | E4           | R      |
| DBB01IN | 25           | RW     |          | 65           |        |          | A5           |        |           | E5           |        |
| DBB01OU | 26           | RW     | AMD_CR1  | 66           | RW     |          | A6           |        |           | E6           |        |
|         | 27           |        | ALT_CR0  | 67           | RW     |          | A7           |        |           | E7           |        |
| DCB02FN | 28           | RW     |          | 68           |        |          | A8           |        | IMO_TR    | E8           | W      |
| DCB02IN | 29           | RW     |          | 69           |        |          | A9           |        | ILO_TR    | E9           | W      |
| DCB02OU | 2A           | RW     |          | 6A           |        |          | AA           |        | BDG_TR    | EA           | RW     |
|         | 2B           |        |          | 6B           |        |          | AB           |        | ECO_TR    | EB           | W      |
| DCB03FN | 2C           | RW     |          | 6C           |        |          | AC           |        |           | EC           |        |
| DCB03IN | 2D           | RW     |          | 6D           |        |          | AD           |        |           | ED           |        |
| DCB03OU | 2E           | RW     |          | 6E           |        |          | AE           |        |           | EE           |        |
|         | 2F           |        |          | 6F           |        |          | AF           |        |           | EF           |        |
|         | 30           |        | ACB00CR3 | 70           | RW     | RDIO0RI  | B0           | RW     |           | F0           |        |
|         | 31           |        | ACB00CR0 | 71           | RW     | RDIO0SYN | B1           | RW     |           | F1           |        |
|         | 32           |        | ACB00CR1 | 72           | RW     | RDIO0IS  | B2           | RW     |           | F2           |        |
|         | 33           |        | ACB00CR2 | 73           | RW     | RDIO0LT0 | B3           | RW     |           | F3           |        |
|         | 34           |        | ACB01CR3 | 74           | RW     | RDIO0LT1 | B4           | RW     |           | F4           |        |
|         | 35           |        | ACB01CR0 | 75           | RW     | RDIO0RO0 | B5           | RW     |           | F5           |        |
|         | 36           |        | ACB01CR1 | 76           | RW     | RDIO0RO1 | B6           | RW     |           | F6           |        |
|         | 37           |        | ACB01CR2 | 77           | RW     |          | B7           |        | CPU_F     | F7           | RL     |
|         | 38           |        |          | 78           |        |          | B8           |        |           | F8           |        |
|         | 39           |        |          | 79           |        |          | B9           |        |           | F9           |        |
|         | 3A           |        |          | 7A           |        |          | BA           |        |           | FA           |        |
|         | 3B           |        |          | 7B           |        |          | BB           |        |           | FB           |        |
|         | 3C           |        |          | 7C           |        |          | BC           |        |           | FC           |        |
|         | 3D           |        |          | 7D           |        |          | BD           |        |           | FD           |        |
|         | 3E           |        |          | 7E           |        |          | BE           |        | CPU_SCR1  | FE           | #      |
|         | 3F           |        |          | 7F           |        |          | BF           |        | CPU_SCR0  | FF           | #      |

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

### DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block. Typical parameters are measured at 5 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 14. 5-V DC Operational Amplifier Specifications**

| Symbol                     | Description                                                                                                                                                                                                                                                        | Min                   | Typ  | Max                   | Units                          | Notes                                                                                                                                                                                   |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|------|-----------------------|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{\text{OSOA}}$          | Input offset voltage (absolute value)<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = high                                                                                                                    | –                     | 1.6  | 10                    | mV                             |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 1.3  | 8                     | mV                             |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 1.2  | 7.5                   | mV                             |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     |      |                       |                                |                                                                                                                                                                                         |
| $\text{TCV}_{\text{OSOA}}$ | Average input offset voltage drift                                                                                                                                                                                                                                 | –                     | 7.0  | 35.0                  | $\mu\text{V}/^{\circ}\text{C}$ |                                                                                                                                                                                         |
| $I_{\text{EBOA}}$          | Input leakage current (port 0 analog pins)                                                                                                                                                                                                                         | –                     | 20   | –                     | pA                             | Gross tested to 1 $\mu\text{A}$                                                                                                                                                         |
| $C_{\text{INOA}}$          | Input capacitance (port 0 analog pins)                                                                                                                                                                                                                             | –                     | 4.5  | 9.5                   | pF                             | Package and pin dependent.<br>Temp = $25^{\circ}\text{C}$                                                                                                                               |
| $V_{\text{CMOA}}$          | Common mode voltage range<br>Common mode voltage range (high power or high Opamp bias)                                                                                                                                                                             | 0.0                   | –    | $V_{\text{DD}}$       | V                              | The common mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
|                            |                                                                                                                                                                                                                                                                    | 0.5                   | –    | $V_{\text{DD}} - 0.5$ |                                |                                                                                                                                                                                         |
| $G_{\text{OLOA}}$          | Open loop gain<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = high                                                                                                                                           | 60                    | –    | –                     | dB                             | Specification is applicable at high Opamp bias. For low Opamp bias mode, minimum is 60 dB.                                                                                              |
|                            |                                                                                                                                                                                                                                                                    | 60                    | –    | –                     | dB                             |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | 80                    | –    | –                     | dB                             |                                                                                                                                                                                         |
| $V_{\text{OHIGHOA}}$       | High output voltage swing (internal signals)<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = high                                                                                                             | $V_{\text{DD}} - 0.2$ | –    | –                     | V                              |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | $V_{\text{DD}} - 0.2$ | –    | –                     | V                              |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | $V_{\text{DD}} - 0.5$ | –    | –                     | V                              |                                                                                                                                                                                         |
| $V_{\text{OLOWOA}}$        | Low output voltage swing (internal signals)<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = high                                                                                                              | –                     | –    | 0.2                   | V                              |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | –    | 0.2                   | V                              |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | –    | 0.5                   | V                              |                                                                                                                                                                                         |
| $I_{\text{SOA}}$           | Supply current (including associated AGND buffer)<br>Power = low, Opamp bias = low<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = low<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = low<br>Power = high, Opamp bias = high | –                     | 150  | 200                   | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 300  | 400                   | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 600  | 800                   | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 1200 | 1600                  | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 2400 | 3200                  | $\mu\text{A}$                  |                                                                                                                                                                                         |
|                            |                                                                                                                                                                                                                                                                    | –                     | 4600 | 6400                  | $\mu\text{A}$                  |                                                                                                                                                                                         |
| $\text{PSRR}_{\text{OA}}$  | Supply voltage rejection ratio                                                                                                                                                                                                                                     | 64                    | 80   | –                     | dB                             | $V_{\text{SS}} \leq V_{\text{IN}} \leq (V_{\text{DD}} - 2.25)$ or<br>$(V_{\text{DD}} - 1.25 \text{ V}) \leq V_{\text{IN}} \leq V_{\text{DD}}$                                           |

**Table 16. 2.7-V DC Operational Amplifier Specifications**

| Symbol        | Description                                                                                                                                                                                                                                                        | Min                                                | Typ                                         | Max                                         | Units                                                                     | Notes                                                                                                                                                                                   |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|---------------------------------------------|---------------------------------------------|---------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{OSOA}$    | Input offset voltage (absolute value)<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = high                                                                                                                    | –<br>–<br>–                                        | 1.65<br>1.32<br>–                           | 10<br>8<br>–                                | mV<br>mV<br>mV                                                            | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.                                                                                                    |
| $TCV_{OSOA}$  | Average input offset voltage drift                                                                                                                                                                                                                                 | –                                                  | 7.0                                         | 35.0                                        | $\mu V/^{\circ}C$                                                         |                                                                                                                                                                                         |
| $I_{EBOA}$    | Input leakage current (port 0 analog pins)                                                                                                                                                                                                                         | –                                                  | 20                                          | –                                           | pA                                                                        | Gross tested to 1 $\mu A$                                                                                                                                                               |
| $C_{INOA}$    | Input capacitance (port 0 analog pins)                                                                                                                                                                                                                             | –                                                  | 4.5                                         | 9.5                                         | pF                                                                        | Package and pin dependent.<br>Temp = 25 $^{\circ}C$                                                                                                                                     |
| $V_{CMOA}$    | Common mode voltage range                                                                                                                                                                                                                                          | 0.2                                                | –                                           | $V_{DD} - 0.2$                              | V                                                                         | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| $G_{OLOA}$    | Open loop gain<br>Power = low, Opamp bias = low<br>Power = medium, Opamp bias = low<br>Power = high, Opamp bias = low                                                                                                                                              | 60<br>60<br>80                                     | –<br>–<br>–                                 | –<br>–<br>–                                 | dB<br>dB<br>dB                                                            | Specification is applicable at low Opamp bias. For high Opamp bias mode, (except high power, high Opamp bias), minimum is 60 dB.                                                        |
| $V_{OHIGHOA}$ | High output voltage swing (internal signals)<br>Power = low, Opamp bias = low<br>Power = medium, Opamp bias = low<br>Power = high, Opamp bias = low                                                                                                                | $V_{DD} - 0.2$<br>$V_{DD} - 0.2$<br>$V_{DD} - 0.2$ | –<br>–<br>–                                 | –<br>–<br>–                                 | V<br>V<br>V                                                               | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.                                                                                                    |
| $V_{OLOWA}$   | Low output voltage swing (internal signals)<br>Power = low, Opamp bias = low<br>Power = medium, Opamp bias = low<br>Power = high, Opamp bias = low                                                                                                                 | –<br>–<br>–                                        | –<br>–<br>–                                 | 0.2<br>0.2<br>0.2                           | V<br>V<br>V                                                               | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.                                                                                                    |
| $I_{SOA}$     | Supply current (including associated AGND buffer)<br>Power = low, Opamp bias = low<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = low<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = low<br>Power = high, Opamp bias = high | –<br>–<br>–<br>–<br>–<br>–<br>–                    | 150<br>300<br>600<br>1200<br>2400<br>–<br>– | 200<br>400<br>800<br>1600<br>3200<br>–<br>– | $\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$ | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.                                                                                                    |
| $PSRR_{OA}$   | Supply voltage rejection ratio                                                                                                                                                                                                                                     | 64                                                 | 80                                          | –                                           | dB                                                                        | $V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or<br>$(V_{DD} - 1.25 V) \leq V_{IN} \leq V_{DD}$                                                                                             |

#### DC Low Power Comparator Specifications

Table 17 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , 3.0 V to 3.6 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 2.4 V to 3.0 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters are measured at 5 V at 25  $^{\circ}C$  and are for design guidance only.

**Table 17. DC Low Power Comparator Specifications**

| Symbol       | Description                                        | Min | Typ | Max          | Units   | Notes |
|--------------|----------------------------------------------------|-----|-----|--------------|---------|-------|
| $V_{REFLPC}$ | Low power comparator (LPC) reference voltage range | 0.2 | –   | $V_{DD} - 1$ | V       |       |
| $I_{SLPC}$   | LPC supply current                                 | –   | 10  | 40           | $\mu A$ |       |
| $V_{OSLPC}$  | LPC voltage offset                                 | –   | 2.5 | 30           | mV      |       |

### DC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 18. 5-V DC Analog Output Buffer Specifications**


| Symbol        | Description                                                                                 | Min                                                    | Typ        | Max                                                   | Units                          | Notes                                                                                                |
|---------------|---------------------------------------------------------------------------------------------|--------------------------------------------------------|------------|-------------------------------------------------------|--------------------------------|------------------------------------------------------------------------------------------------------|
| $C_L$         | Load Capacitance                                                                            | –                                                      | –          | 200                                                   | pF                             | This specification applies to the external circuit that is being driven by the analog output buffer. |
| $V_{OSOB}$    | Input offset voltage (absolute value)                                                       | –                                                      | 3          | 12                                                    | mV                             |                                                                                                      |
| $TCV_{OSOB}$  | Average input offset voltage drift                                                          | –                                                      | +6         | –                                                     | $\mu\text{V}/^{\circ}\text{C}$ |                                                                                                      |
| $V_{CMOB}$    | Common mode input voltage range                                                             | 0.5                                                    | –          | $V_{DD} - 1.0$                                        | V                              |                                                                                                      |
| $R_{OUTOB}$   | Output resistance<br>Power = low<br>Power = high                                            | –<br>–                                                 | 1<br>1     | –<br>–                                                | W<br>W                         |                                                                                                      |
| $V_{OHIGHOB}$ | High output voltage swing<br>(Load = 32 ohms to $V_{DD/2}$ )<br>Power = low<br>Power = high | $0.5 \times V_{DD} + 1.1$<br>$0.5 \times V_{DD} + 1.1$ | –<br>–     | –<br>–                                                | V<br>V                         |                                                                                                      |
| $V_{OLOWOB}$  | Low output voltage swing<br>(Load = 32 ohms to $V_{DD/2}$ )<br>Power = low<br>Power = high  | –<br>–                                                 | –<br>–     | $.5 \times V_{DD} - 1.3$<br>$0.5 \times V_{DD} - 1.3$ | V<br>V                         |                                                                                                      |
| $I_{SOB}$     | Supply current including Opamp bias cell<br>(No Load)<br>Power = low<br>Power = high        | –<br>–                                                 | 1.1<br>2.6 | 5.1<br>8.8                                            | mA<br>mA                       |                                                                                                      |
| $PSRR_{OB}$   | Supply voltage rejection ratio                                                              | 52                                                     | 64         | –                                                     | dB                             | $V_{OUT} > (V_{DD} - 1.25)$                                                                          |

**Table 19. 3.3-V DC Analog Output Buffer Specifications**

| Symbol        | Description                                                                               | Min                                                    | Typ        | Max                                                    | Units                          | Notes                                                                                                |
|---------------|-------------------------------------------------------------------------------------------|--------------------------------------------------------|------------|--------------------------------------------------------|--------------------------------|------------------------------------------------------------------------------------------------------|
| $C_L$         | Load Capacitance                                                                          | –                                                      | –          | 200                                                    | pF                             | This specification applies to the external circuit that is being driven by the analog output buffer. |
| $V_{OSOB}$    | Input offset voltage (absolute value)                                                     | –                                                      | 3          | 12                                                     | mV                             |                                                                                                      |
| $TCV_{OSOB}$  | Average input offset voltage drift                                                        | –                                                      | +6         | –                                                      | $\mu\text{V}/^{\circ}\text{C}$ |                                                                                                      |
| $V_{CMOB}$    | Common mode input voltage range                                                           | 0.5                                                    | –          | $V_{DD} - 1.0$                                         | V                              |                                                                                                      |
| $R_{OUTOB}$   | Output resistance<br>Power = low<br>Power = high                                          | –<br>–                                                 | 1<br>1     | –<br>–                                                 | $\Omega$<br>$\Omega$           |                                                                                                      |
| $V_{OHIGHOB}$ | High output voltage swing (Load = 1 K ohms to $V_{DD/2}$ )<br>Power = low<br>Power = high | $0.5 \times V_{DD} + 1.0$<br>$0.5 \times V_{DD} + 1.0$ | –<br>–     | –<br>–                                                 | V<br>V                         |                                                                                                      |
| $V_{OLOWOB}$  | Low output voltage swing (Load = 1 K ohms to $V_{DD/2}$ )<br>Power = low<br>Power = high  | –<br>–                                                 | –<br>–     | $0.5 \times V_{DD} - 1.0$<br>$0.5 \times V_{DD} - 1.0$ | V<br>V                         |                                                                                                      |
| $I_{SOB}$     | Supply current including Opamp bias cell<br>(no load)<br>Power = low<br>Power = high      | –<br>–                                                 | 0.8<br>2.0 | 2.0<br>4.3                                             | mA<br>mA                       |                                                                                                      |
| $PSRR_{OB}$   | Supply voltage rejection ratio                                                            | 52                                                     | 64         | –                                                      | dB                             | $V_{OUT} > (V_{DD} - 1.25)$                                                                          |



**Figure 10. Basic Switch Mode Pump Circuit**



**Table 23. 3.3-V DC Analog Reference Specifications** (continued)

| Reference<br>ARF_CR<br>[5:3] | Reference Power<br>Settings                | Symbol             | Reference | Description                                     | Min             | Typ                     | Max                     | Units |
|------------------------------|--------------------------------------------|--------------------|-----------|-------------------------------------------------|-----------------|-------------------------|-------------------------|-------|
| 0b100                        | All power settings<br>Not allowed at 3.3 V | —                  | —         | —                                               | —               | —                       | —                       | —     |
| 0b101                        | RefPower = high<br>Opamp bias = high       | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.211   | P2[4] + 1.285           | P2[4] + 1.348           | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                           | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.354   | P2[4] – 1.290           | P2[4] – 1.197           | V     |
|                              | RefPower = high<br>Opamp bias = low        | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.209   | P2[4] + 1.289           | P2[4] + 1.353           | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                           | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.352   | P2[4] – 1.294           | P2[4] – 1.222           | V     |
|                              | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.218   | P2[4] + 1.291           | P2[4] + 1.351           | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                           | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.351   | P2[4] – 1.296           | P2[4] – 1.224           | V     |
|                              | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.215   | P2[4] + 1.292           | P2[4] + 1.354           | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                           | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.352   | P2[4] – 1.297           | P2[4] – 1.227           | V     |
| 0b110                        | RefPower = high<br>Opamp bias = high       | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.460           | 2.594                   | 2.695                   | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | Bandgap                                         | 1.257           | 1.302                   | 1.335                   | V     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.01  | V <sub>SS</sub> + 0.029 | V     |
|                              | RefPower = high<br>Opamp bias = low        | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.462           | 2.592                   | 2.692                   | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | Bandgap                                         | 1.256           | 1.301                   | 1.332                   | V     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.005 | V <sub>SS</sub> + 0.017 | V     |
|                              | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.473           | 2.593                   | 2.682                   | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | Bandgap                                         | 1.257           | 1.301                   | 1.330                   | V     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.003 | V <sub>SS</sub> + 0.014 | V     |
|                              | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.470           | 2.594                   | 2.685                   | V     |
|                              |                                            | V <sub>AGND</sub>  | AGND      | Bandgap                                         | 1.256           | 1.300                   | 1.332                   | V     |
|                              |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.002 | V <sub>SS</sub> + 0.012 | V     |
| 0b111                        | All power settings<br>Not allowed at 3.3 V | —                  | —         | —                                               | —               | —                       | —                       | —     |

**Table 24. 2.7-V DC Analog Reference Specifications**

| Reference ARF_CR [5:3] | Reference Power Settings                   | Symbol             | Reference | Description                                             | Min                        | Typ                        | Max                        | Units |
|------------------------|--------------------------------------------|--------------------|-----------|---------------------------------------------------------|----------------------------|----------------------------|----------------------------|-------|
| 0b000                  | All power settings<br>Not allowed at 2.7 V | —                  | —         | —                                                       | —                          | —                          | —                          | —     |
| 0b001                  | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] – 0.739      | P2[4] + P2[6] – 0.016      | P2[4] + P2[6] + 0.759      | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                                   | P2[4]                      | P2[4]                      | P2[4]                      | —     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] – P2[6] – 1.675      | P2[4] – P2[6] + 0.013      | P2[4] – P2[6] + 1.825      | V     |
|                        | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] – 0.098      | P2[4] + P2[6] – 0.011      | P2[4] + P2[6] + 0.067      | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                                   | P2[4]                      | P2[4]                      | P2[4]                      | —     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] – P2[6] – 0.308      | P2[4] – P2[6] + 0.004      | P2[4] – P2[6] + 0.362      | V     |
|                        | RefPower = low<br>Opamp bias = high        | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] – 0.042      | P2[4] + P2[6] – 0.005      | P2[4] + P2[6] + 0.035      | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                                   | P2[4]                      | P2[4]                      | P2[4]                      | —     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] – P2[6] – 0.030      | P2[4] – P2[6]              | P2[4] – P2[6] + 0.030      | V     |
|                        | RefPower = low<br>Opamp bias = low         | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] + P2[6] – 0.367      | P2[4] + P2[6] – 0.005      | P2[4] + P2[6] + 0.308      | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | P2[4]                                                   | P2[4]                      | P2[4]                      | P2[4]                      | —     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V) | P2[4] – P2[6] – 0.345      | P2[4] – P2[6]              | P2[4] – P2[6] + 0.301      | V     |
| 0b010                  | RefPower = high<br>Opamp bias = high       | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub>                                         | V <sub>DD</sub> – 0.100    | V <sub>DD</sub> – 0.003    | V <sub>DD</sub>            | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.038 | V <sub>DD</sub> /2         | V <sub>DD</sub> /2 + 0.036 | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                         | V <sub>SS</sub>            | V <sub>SS</sub> + 0.005    | V <sub>SS</sub> + 0.016    | V     |
|                        | RefPower = high<br>Opamp bias = low        | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub>                                         | V <sub>DD</sub> – 0.065    | V <sub>DD</sub> – 0.002    | V <sub>DD</sub>            | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.025 | V <sub>DD</sub> /2         | V <sub>DD</sub> /2 + 0.023 | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                         | V <sub>SS</sub>            | V <sub>SS</sub> + 0.003    | V <sub>SS</sub> + 0.012    | V     |
|                        | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub>                                         | V <sub>DD</sub> – 0.054    | V <sub>DD</sub> – 0.002    | V <sub>DD</sub>            | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.024 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.020 | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                         | V <sub>SS</sub>            | V <sub>SS</sub> + 0.002    | V <sub>SS</sub> + 0.012    | V     |
|                        | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub>                                         | V <sub>DD</sub> – 0.042    | V <sub>DD</sub> – 0.002    | V <sub>DD</sub>            | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.027 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.022 | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                         | V <sub>SS</sub>            | V <sub>SS</sub> + 0.001    | V <sub>SS</sub> + 0.010    | V     |
|                        | RefPower = low<br>Opamp bias = high        | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub>                                         | V <sub>DD</sub> – 0.042    | V <sub>DD</sub> – 0.002    | V <sub>DD</sub>            | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.028 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.023 | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                         | V <sub>SS</sub>            | V <sub>SS</sub> + 0.001    | V <sub>SS</sub> + 0.010    | V     |
|                        | RefPower = low<br>Opamp bias = low         | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub>                                         | V <sub>DD</sub> – 0.036    | V <sub>DD</sub> – 0.002    | V <sub>DD</sub>            | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.184 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.159 | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                         | V <sub>SS</sub>            | V <sub>SS</sub> + 0.001    | V <sub>SS</sub> + 0.009    | V     |

**Table 24. 2.7-V DC Analog Reference Specifications (continued) (continued)**

| Reference ARF_CR [5:3] | Reference Power Settings                   | Symbol             | Reference | Description     | Min             | Typ                     | Max                     | Units |
|------------------------|--------------------------------------------|--------------------|-----------|-----------------|-----------------|-------------------------|-------------------------|-------|
| 0b011                  | All power settings<br>Not allowed at 2.7 V | —                  | —         | —               | —               | —                       | —                       | —     |
| 0b100                  | All power settings<br>Not allowed at 2.7 V | —                  | —         | —               | —               | —                       | —                       | —     |
| 0b101                  | All power settings<br>Not allowed at 2.7 V | —                  | —         | —               | —               | —                       | —                       | —     |
| 0b110                  | RefPower = high<br>Opamp bias = high       | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | Not allowed     | Not allowed             | Not allowed             | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.160           | 1.302                   | 1.340                   | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.007 | V <sub>SS</sub> + 0.025 | V     |
|                        | RefPower = high<br>Opamp bias = low        | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | Not allowed     | Not allowed             | Not allowed             | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.160           | 1.301                   | 1.338                   | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.004 | V <sub>SS</sub> + 0.017 | V     |
|                        | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | Not allowed     | Not allowed             | Not allowed             | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.160           | 1.301                   | 1.338                   | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.003 | V <sub>SS</sub> + 0.013 | V     |
|                        | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | Not allowed     | Not allowed             | Not allowed             | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.160           | 1.300                   | 1.337                   | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.002 | V <sub>SS</sub> + 0.011 | V     |
|                        | RefPower = low<br>Opamp bias = high        | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | Not allowed     | Not allowed             | Not allowed             | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.252           | 1.300                   | 1.339                   | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.002 | V <sub>SS</sub> + 0.011 | V     |
|                        | RefPower = low<br>Opamp bias = low         | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | Not allowed     | Not allowed             | Not allowed             | V     |
|                        |                                            | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.252           | 1.300                   | 1.339                   | V     |
|                        |                                            | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.001 | V <sub>SS</sub> + 0.01  | V     |
| 0b111                  | All power settings<br>Not allowed at 2.7 V | —                  | —         | —               | —               | —                       | —                       | —     |


#### DC Analog PSoC Block Specifications

Table 23 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.


**Table 25. DC Analog PSoC Block Specifications**

| Symbol          | Description                               | Min | Typ  | Max | Units | Notes |
|-----------------|-------------------------------------------|-----|------|-----|-------|-------|
| R <sub>CT</sub> | Resistor unit value (continuous time)     | —   | 12.2 | —   | kΩ    |       |
| C <sub>SC</sub> | Capacitor unit value (switched capacitor) | —   | 80   | —   | fF    |       |


**Figure 11. PLL Lock Timing Diagram**



**Figure 12. PLL Lock for Low Gain Setting Timing Diagram**



**Figure 13. External Crystal Oscillator Startup Timing Diagram**



**Table 38. 2.7-V AC Digital Block Specifications**

| Function          | Description                                    | Min                 | Typ | Max  | Units | Notes                                                                                     |
|-------------------|------------------------------------------------|---------------------|-----|------|-------|-------------------------------------------------------------------------------------------|
| All Functions     | Block input clock frequency                    | –                   | –   | 12.7 | MHz   | 2.4 V < V <sub>DD</sub> < 3.0 V                                                           |
| Timer             | Capture pulse width                            | 100 <sup>[31]</sup> | –   | –    | ns    |                                                                                           |
|                   | Input clock frequency, with or without capture | –                   | –   | 12.7 | MHz   |                                                                                           |
| Counter           | Enable Input Pulse Width                       | 100 <sup>[31]</sup> | –   | –    | ns    |                                                                                           |
|                   | Input clock frequency, no enable input         | –                   | –   | 12.7 | MHz   |                                                                                           |
|                   | Input clock frequency, enable input            | –                   | –   | 12.7 | MHz   |                                                                                           |
| Dead Band         | Kill pulse width:                              |                     |     |      |       |                                                                                           |
|                   | Asynchronous restart mode                      | 20                  | –   | –    | ns    |                                                                                           |
|                   | Synchronous restart mode                       | 100 <sup>[31]</sup> | –   | –    | ns    |                                                                                           |
|                   | Disable mode                                   | 100 <sup>[31]</sup> | –   | –    | ns    |                                                                                           |
|                   | Input clock frequency                          | –                   | –   | 12.7 | MHz   |                                                                                           |
| CRCPRS (PRS Mode) | Input clock frequency                          | –                   | –   | 12.7 | MHz   |                                                                                           |
| CRCPRS (CRC Mode) | Input clock frequency                          | –                   | –   | 12.7 | MHz   |                                                                                           |
| SPIM              | Input clock frequency                          | –                   | –   | 6.35 | MHz   | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS              | Input clock frequency                          | –                   | –   | 4.23 | MHz   |                                                                                           |
|                   | Width of SS_ Negated between transmissions     | 100 <sup>[31]</sup> | –   | –    | ns    |                                                                                           |
| Transmitter       | Input clock frequency                          | –                   | –   | 12.7 | MHz   | The baud rate is equal to the input clock frequency divided by 8.                         |
| Receiver          | Input clock frequency                          | –                   | –   | 12.7 | MHz   | The baud rate is equal to the input clock frequency divided by 8.                         |

**Note**

31. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

## Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C24x23A family.

### Software

#### *PSoC Designer™*

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <http://www.cypress.com> and includes a free C compiler.

#### *PSoC Programmer*

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com>.

### Development Kits

All development kits can be purchased from the Cypress Online Store.

#### *CY3215-DK Basic Development Kit*

The **CY3215-DK** is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface lets you to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube in-circuit emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- Mini-Eval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler (registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- 2 CY8C29466-24PXI 28-PDIP chip samples

### Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

#### *CY3210-MiniProg1*

The **CY3210-MiniProg1** kit lets you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### *CY3210-PSoCEval1*

The **CY3210-PSoCEval1** kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### *CY3214-PSoCEvalUSB*

The **CY3214-PSoCEvalUSB** evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MiniProg programming unit
- Mini USB cable
- PSoC Designer and Example Projects CD
- Getting Started guide
- Wire pack

## Acronyms

### Acronyms Used

Table 53 lists the acronyms that are used in this document.

**Table 53. Acronyms Used in this Datasheet**

| Acronym | Description                                         | Acronym | Description                                   |
|---------|-----------------------------------------------------|---------|-----------------------------------------------|
| AC      | alternating current                                 | MIPS    | million instructions per second               |
| ADC     | analog-to-digital converter                         | OCD     | on-chip debug                                 |
| API     | application programming interface                   | PCB     | printed circuit board                         |
| CMOS    | complementary metal oxide semiconductor             | PDIP    | plastic dual-in-line package                  |
| CPU     | central processing unit                             | PGA     | programmable gain amplifier                   |
| CRC     | cyclic redundancy check                             | PLL     | phase-locked loop                             |
| CT      | continuous time                                     | POR     | power on reset                                |
| DAC     | digital-to-analog converter                         | PPOR    | precision power on reset                      |
| DC      | direct current                                      | PRS     | pseudo-random sequence                        |
| DTMF    | dual-tone multi-frequency                           | PSoC®   | Programmable System-on-Chip                   |
| ECO     | external crystal oscillator                         | PWM     | pulse width modulator                         |
| EEPROM  | electrically erasable programmable read-only memory | QFN     | quad flat no leads                            |
| GPIO    | general purpose I/O                                 | RTC     | real time clock                               |
| ICE     | in-circuit emulator                                 | SAR     | successive approximation                      |
| IDE     | integrated development environment                  | SC      | switched capacitor                            |
| ILO     | internal low speed oscillator                       | SLIMO   | slow IMO                                      |
| IMO     | internal main oscillator                            | SMP     | switch mode pump                              |
| I/O     | input/output                                        | SOIC    | small-outline integrated circuit              |
| IrDA    | infrared data association                           | SPI™    | serial peripheral interface                   |
| ISSP    | in-system serial programming                        | SRAM    | static random access memory                   |
| LCD     | liquid crystal display                              | SRAM    | supervisory read only memory                  |
| LED     | light-emitting diode                                | SSOP    | shrink small-outline package                  |
| LPC     | low power comparator                                | UART    | universal asynchronous receiver / transmitter |
| LVD     | low voltage detect                                  | USB     | universal serial bus                          |
| MAC     | multiply-accumulate                                 | WDT     | watchdog timer                                |
| MCU     | microcontroller unit                                | XRES    | external reset                                |

## Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at <http://www.amkor.com>.



## Glossary (continued)

|                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|-------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bias                          | <ol style="list-style-type: none"> <li>1. A systematic deviation of a value from a reference value.</li> <li>2. The amount by which the average of a set of values departs from a reference value.</li> <li>3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.</li> </ol>                                                                                                                                                               |
| block                         | <ol style="list-style-type: none"> <li>1. A functional unit that performs a single function, such as an oscillator.</li> <li>2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.</li> </ol>                                                                                                                                                                                                                                                 |
| buffer                        | <ol style="list-style-type: none"> <li>1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.</li> <li>2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.</li> <li>3. An amplifier used to lower the output impedance of a system.</li> </ol> |
| bus                           | <ol style="list-style-type: none"> <li>1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.</li> <li>2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].</li> <li>3. One or more conductors that serve as a common connection for a group of related devices.</li> </ol>                                                                                |
| clock                         | The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.                                                                                                                                                                                                                                                                                                                                                                            |
| comparator                    | An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.                                                                                                                                                                                                                                                                                                                                                                        |
| compiler                      | A program that translates a high level language, such as C, into machine language.                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| configuration space           | In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.                                                                                                                                                                                                                                                                                                                                                                                                                           |
| crystal oscillator            | An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.                                                                                                                                                                                                                                                                                                                                       |
| cyclic redundancy check (CRC) | A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.                                                                                                                                                                                                                                                                                                             |
| data bus                      | A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.                                                                                                                                                                                                                                                                                                 |
| debugger                      | A hardware and software system that allows the user to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.                                                                                                                                                                                                                                                                                   |
| dead band                     | A period of time when neither of two or more signals are in their active state or in transition.                                                                                                                                                                                                                                                                                                                                                                                                                               |
| digital blocks                | The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.                                                                                                                                                                                                                                                                                                                                                                           |
| digital-to-analog (DAC)       | A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.                                                                                                                                                                                                                                                                                                                                                                   |

## Glossary (continued)

|                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| duty cycle                      | The relationship of a clock period high time to its low time, expressed as a percent.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| emulator                        | Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.                                                                                                                                                                                                                                                                                                                                                                                                             |
| external reset (XRES)           | An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.                                                                                                                                                                                                                                                                                                                                                                                                                       |
| flash                           | An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.                                                                                                                                                                                                                                                                                                                                   |
| Flash block                     | The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.                                                                                                                                                                                                                                                                                                                                                                                                     |
| frequency                       | The number of cycles or events per unit of time, for a periodic function.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| gain                            | The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| I <sup>2</sup> C                | A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode. |
| ICE                             | The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).                                                                                                                                                                                                                                                                                                                                                                                           |
| input/output (I/O)              | A device that introduces data into or extracts data from a system.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| interrupt                       | A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.                                                                                                                                                                                                                                                                                                                                                                                         |
| interrupt service routine (ISR) | A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.                                                                                                                                                                                                                             |
| jitter                          | <ol style="list-style-type: none"> <li>1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.</li> <li>2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.</li> </ol>                                                                                                                                                     |
| low-voltage detect (LVD)        | A circuit that senses V <sub>DD</sub> and provides an interrupt to the system when V <sub>DD</sub> falls lower than a selected threshold.                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| M8C                             | An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.                                                                                                                                                                                                                                                                                                                                                                                                            |
| master device                   | A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <b>slave device</b> .                                                                                                                                                                                                                                                               |

## Document History Page

| Document Title: CY8C24123A/CY8C24223A/CY8C24423A, PSoC® Programmable System-on-Chip<br>Document Number: 38-12028 |         |                 |                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Revision                                                                                                         | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| **                                                                                                               | 236409  | SFV             | See ECN         | New silicon and new document – Preliminary datasheet.                                                                                                                                                                                                                                                                                                                                                                                                                        |
| *A                                                                                                               | 247589  | SFV             | See ECN         | Changed the title to read “Final” datasheet. Updated Electrical Specifications chapter.                                                                                                                                                                                                                                                                                                                                                                                      |
| *B                                                                                                               | 261711  | HMT             | See ECN         | Input all SFV memo changes. Updated Electrical Specifications chapter.                                                                                                                                                                                                                                                                                                                                                                                                       |
| *C                                                                                                               | 279731  | HMT             | See ECN         | Update Electrical Specifications chapter, including 2.7 VIL DC GPIO spec. Add Solder Reflow Peak Temperature table. Clean up pinouts and fine tune wording and format throughout.                                                                                                                                                                                                                                                                                            |
| *D                                                                                                               | 352614  | HMT             | See ECN         | Add new color and CY logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications. Re-add ISSP pinout identifier. Delete Electrical Specification sentence re: devices running at greater than 12 MHz. Update Solder Reflow Peak Temperature table. Fix CY.com URLs. Update CY copyright.                                                                                                     |
| *E                                                                                                               | 424036  | HMT             | See ECN         | Fix SMP 8-pin SOIC error in Feature and Order table. Update 32-pin QFN E-Pad dimensions and rev. *A. Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Add OCD non-production pinout and package diagram. Update CY branding and QFN convention. Update package diagram revisions.                                                                                                                                    |
| *F                                                                                                               | 521439  | HMT             | See ECN         | Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table.                                                                                                                                                                                                                                                                                                                                 |
| *G                                                                                                               | 2256806 | UVS / PYRS      | See ECN         | Added Sawn pin information.                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| *H                                                                                                               | 2425586 | DSO / AESA      | See ECN         | Corrected Ordering Information to include CY8C24423A-24LTXI and CY8C24423A-24LTXIT                                                                                                                                                                                                                                                                                                                                                                                           |
| *I                                                                                                               | 2619935 | OGNE / AESA     | 12/11/2008      | Changed title to “CY8C24123A, CY8C24223A, CY8C24423A PSoC® Programmable System-on-Chip™”<br>Updated package diagram 001-30999 to *A.<br>Added note on digital signaling in <a href="#">DC Analog Reference Specifications on page 28</a> .<br>Added Die Sales information note to <a href="#">Ordering Information on page 60</a> .                                                                                                                                          |
| *J                                                                                                               | 2692871 | DPT / PYRS      | 04/16/2009      | Updated Max package thickness for 32-pin QFN package<br>Formatted Notes<br>Updated “ <a href="#">Getting Started</a> ” on page 7<br>Updated “ <a href="#">Development Tools</a> ” on page 8 and “ <a href="#">Designing with PSoC Designer</a> ” on page 9                                                                                                                                                                                                                   |
| *K                                                                                                               | 2762168 | JVY / AESA      | 06/25/2009      | Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows:<br>Modified FIMO6 and TWRITE specifications.<br>Replaced T <sub>RAMP</sub> (time) specification with SR <sub>POWER_UP</sub> (slew rate) specification.<br>Added note [9] to Flash Endurance specification.<br>Added IOH, IOL, DC <sub>ILO</sub> , F <sub>32K_U</sub> , T <sub>POWERUP</sub> , T <sub>ERASEALL</sub> , T <sub>PROGRAM_HOT</sub> , and T <sub>PROGRAM_COLD</sub> specifications. |

## Document History Page (continued)

| Document Title: CY8C24123A/CY8C24223A/CY8C24423A, PSoC® Programmable System-on-Chip<br>Document Number: 38-12028 |         |                 |                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Revision                                                                                                         | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| *T                                                                                                               | 4066332 | PMAD            | 07/17/2013      | <p>Added Errata Footnotes (Note 1, 19).</p> <p>Updated <a href="#">PSoC Functional Overview</a>:<br/>Updated <a href="#">PSoC Core</a>:<br/>Added Note 1 and referred the same note in 4th paragraph in PSoC Core.</p> <p>Updated <a href="#">Electrical Specifications</a>:<br/>Updated <a href="#">AC Electrical Characteristics</a>:<br/>Updated <a href="#">AC Chip-Level Specifications</a>:<br/>Added Note 19 and referred the same note in F<sub>IMO24</sub> parameter.<br/>Updated minimum and maximum values of F<sub>IMO24</sub> parameter.<br/>Updated <a href="#">AC Digital Block Specifications</a>:<br/>Replaced all instances of maximum value “49.2” with “50.4” and “24.6” with “25.2” in <a href="#">Table 37</a>.</p> <p>Updated in new template.</p> |
| *U                                                                                                               | 4479672 | RJVB            | 08/20/2014      | <p>Updated <a href="#">Packaging Information</a>:<br/>Updated <a href="#">Packaging Dimensions</a>:<br/>spec 51-85011 – Changed revision from *C to *D.<br/>spec 51-85024 – Changed revision from *E to *F.<br/>spec 51-85026 – Changed revision from *G to *H.</p> <p>Updated <a href="#">Errata</a>:<br/>Updated <a href="#">CY8C24123A Errata Summary</a>:<br/>Updated details in “Fix Status” column in the table.<br/>Updated details in “Fix Status” bulleted point below the table.</p> <p>Completing Sunset Review.</p>                                                                                                                                                                                                                                           |
| *V                                                                                                               | 4622083 | RKRM            | 01/13/2015      | Added <a href="#">More Information</a> section.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|                          |                                                                          |
|--------------------------|--------------------------------------------------------------------------|
| Automotive               | <a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a> |
| Clocks & Buffers         | <a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>         |
| Interface                | <a href="http://cypress.com/go/interface">cypress.com/go/interface</a>   |
| Lighting & Power Control | <a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a>   |
| Memory                   | <a href="http://cypress.com/go/memory">cypress.com/go/memory</a>         |
| PSoC                     | <a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>             |
| Touch Sensing            | <a href="http://cypress.com/go/touch">cypress.com/go/touch</a>           |
| USB Controllers          | <a href="http://cypress.com/go/USB">cypress.com/go/USB</a>               |
| Wireless/RF              | <a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>     |

#### PSoC® Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](http://cypress.com/go/support)

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.