



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | M8C   |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 16  |
| Program Memory Size        | 4KB (4K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 256 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.4V ~ 5.25V  |
| Data Converters            | A/D 8x14b; D/A 2x9b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-SSOP (0.209", 5.30mm Width)  |
| Supplier Device Package    | 20-SSOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24223a-24pvxit">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24223a-24pvxit</a> |

## Additional System Resources

System resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch-mode pump, low-voltage detection, and power-on-reset (POR). Statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks may be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I<sup>2</sup>C module provides 100- and 400-kHz communication over two wires. slave, master, and multi-master are supported.
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3 V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch-mode pump generates normal operating voltages from a single 1.2 V battery cell, providing a low cost boost converter.

## PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. [Table 1 on page 6](#) lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted in this table.

**Table 1. PSoC Device Characteristics**

| PSoC Part Number | Digital I/O | Digital Rows | Digital Blocks | Analog Inputs | Analog Outputs | Analog Columns | Analog Blocks               | SRAM Size | Flash Size |
|------------------|-------------|--------------|----------------|---------------|----------------|----------------|-----------------------------|-----------|------------|
| CY8C29x66        | up to 64    | 4            | 16             | up to 12      | 4              | 4              | 12                          | 2 K       | 32 K       |
| CY8C28xxx        | up to 44    | up to 3      | up to 12       | up to 44      | up to 4        | up to 6        | up to 12 + 4 <sup>[2]</sup> | 1 K       | 16 K       |
| CY8C27x43        | up to 44    | 2            | 8              | up to 12      | 4              | 4              | 12                          | 256       | 16 K       |
| CY8C24x94        | up to 56    | 1            | 4              | up to 48      | 2              | 2              | 6                           | 1 K       | 16 K       |
| CY8C24x23A       | up to 24    | 1            | 4              | up to 12      | 2              | 2              | 6                           | 256       | 4 K        |
| CY8C23x33        | up to 26    | 1            | 4              | up to 12      | 2              | 2              | 4                           | 256       | 8 K        |
| CY8C22x45        | up to 38    | 2            | 8              | up to 38      | 0              | 4              | 6 <sup>[2]</sup>            | 1 K       | 16 K       |
| CY8C21x45        | up to 24    | 1            | 4              | up to 24      | 0              | 4              | 6 <sup>[2]</sup>            | 512       | 8 K        |
| CY8C21x34        | up to 28    | 1            | 4              | up to 28      | 0              | 2              | 4 <sup>[2]</sup>            | 512       | 8 K        |
| CY8C21x23        | up to 16    | 1            | 4              | up to 8       | 0              | 2              | 4 <sup>[2]</sup>            | 256       | 4 K        |
| CY8C20x34        | up to 28    | 0            | 0              | up to 28      | 0              | 0              | 3 <sup>[2,3]</sup>          | 512       | 8 K        |
| CY8C20xx6        | up to 36    | 0            | 0              | up to 36      | 0              | 0              | 3 <sup>[2,3]</sup>          | up to 2 K | up to 32 K |

### Notes

2. Limited analog functionality.
3. Two analog blocks and one CapSense®.


## 28-Pin Part Pinout

**Table 4. 28-Pin PDIP, SSOP, and SOIC**

| Pin No. | Type    |        | Pin Name        | Description  |
|---------|---------|--------|-----------------|--|
|         | Digital | Analog |                 |  |
| 1       | I/O     | I      | P0[7]           | Analog column mux input                                  |
| 2       | I/O     | I/O    | P0[5]           | Analog column mux input and column output                |
| 3       | I/O     | I/O    | P0[3]           | Analog column mux input and column output                |
| 4       | I/O     | I      | P0[1]           | Analog column mux input                                  |
| 5       | I/O     |        | P2[7]           |  |
| 6       | I/O     |        | P2[5]           |  |
| 7       | I/O     | I      | P2[3]           | Direct switched capacitor block input                    |
| 8       | I/O     | I      | P2[1]           | Direct switched capacitor block input                    |
| 9       | Power   |        | SMP             | SMP connection to external components required           |
| 10      | I/O     |        | P1[7]           | I <sup>2</sup> C SCL                                     |
| 11      | I/O     |        | P1[5]           | I <sup>2</sup> C SDA                                     |
| 12      | I/O     |        | P1[3]           |  |
| 13      | I/O     |        | P1[1]           | XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[6]</sup>   |
| 14      | Power   |        | V <sub>SS</sub> | Ground connection.                                       |
| 15      | I/O     |        | P1[0]           | XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[6]</sup> |
| 16      | I/O     |        | P1[2]           |  |
| 17      | I/O     |        | P1[4]           | Optional EXTCLK  |
| 18      | I/O     |        | P1[6]           |  |
| 19      | Input   |        | XRES            | Active high external reset with internal pull-down       |
| 20      | I/O     | I      | P2[0]           | Direct switched capacitor block input                    |
| 21      | I/O     | I      | P2[2]           | Direct switched capacitor block input                    |
| 22      | I/O     |        | P2[4]           | External analog ground (AGND)                            |
| 23      | I/O     |        | P2[6]           | External voltage reference (V <sub>REF</sub> )           |
| 24      | I/O     | I      | P0[0]           | Analog column mux input                                  |
| 25      | I/O     | I      | P0[2]           | Analog column mux input                                  |
| 26      | I/O     | I      | P0[4]           | Analog column mux input                                  |
| 27      | I/O     | I      | P0[6]           | Analog column mux input                                  |
| 28      | Power   |        | V <sub>DD</sub> | Supply voltage   |

**LEGEND:** A = Analog, I = Input, and O = Output.

**Figure 6. CY8C24423A 28-Pin PSoC Device**



**Not for Production**

### Note

6. These are the ISSP pins, which are not high Z at POR. See the [PSoC Technical Reference Manual](#) for details.






## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the latest electrical specifications, check if you have the most recent datasheet by visiting the website at <http://www.cypress.com>.


Specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted.

Refer to [Table 29 on page 37](#) for the electrical specifications for the IMO using SLIMO mode.

**Figure 9. Voltage versus CPU Frequency**



**Figure 8. IMO Frequency Trim Options**



## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 9. Absolute Maximum Ratings**

| Symbol         | Description                                     | Min               | Typ | Max               | Units              | Notes   |
|----------------|---|-------------------|-----|-------------------|--------------------|---|
| $T_{STG}$      | Storage temperature                             | -55               | 25  | +100              | $^{\circ}\text{C}$ | Higher storage temperatures reduce data retention time. Recommended storage temperature is $+25^{\circ}\text{C} \pm 25^{\circ}\text{C}$ . Extended duration storage temperatures above $65^{\circ}\text{C}$ degrades reliability. |
| $T_{BAKETEMP}$ | Bake temperature                                | —                 | 125 | See package label | $^{\circ}\text{C}$ |   |
| $t_{BAKETIME}$ | Bake time                                       | See package label | —   | 72                | Hours              |   |
| $T_A$          | Ambient temperature with power applied          | -40               | —   | +85               | $^{\circ}\text{C}$ |   |
| $V_{DD}$       | Supply voltage on $V_{DD}$ relative to $V_{SS}$ | -0.5              | —   | +6.0              | V                  |   |
| $V_{IO}$       | DC input voltage                                | $V_{SS} - 0.5$    | —   | $V_{DD} + 0.5$    | V                  |   |
| $V_{IOZ}$      | DC voltage applied to tri-state                 | $V_{SS} - 0.5$    | —   | $V_{DD} + 0.5$    | V                  |   |
| $I_{MIO}$      | Maximum current into any port pin               | -25               | —   | +50               | mA                 |   |
| ESD            | Electrostatic discharge voltage                 | 2000              | —   | —                 | V                  | Human body model ESD.   |
| LU             | Latch up current                                | —                 | —   | 200               | mA                 |   |

**Table 16. 2.7-V DC Operational Amplifier Specifications**

| Symbol        | Description  | Min  | Typ                                    | Max                                    | Units  | Notes   |
|---------------|--|--|--|--|--|---|
| $V_{OSOA}$    | Input offset voltage (absolute value)<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = high  | –<br>–<br>–  | 1.65<br>1.32<br>–                      | 10<br>8<br>–                           | mV<br>mV<br>mV   | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.  |
| $TCV_{OSOA}$  | Average input offset voltage drift   | –  | 7.0                                    | 35.0                                   | $\mu V/^{\circ}C$  |   |
| $I_{EBOA}$    | Input leakage current (port 0 analog pins)   | –  | 20                                     | –                                      | pA   | Gross tested to 1 $\mu A$   |
| $C_{INOA}$    | Input capacitance (port 0 analog pins)   | –  | 4.5                                    | 9.5                                    | pF   | Package and pin dependent.<br>Temp = 25 $^{\circ}C$   |
| $V_{CMOA}$    | Common mode voltage range  | 0.2  | –                                      | $V_{DD} - 0.2$                         | V  | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| $G_{OLOA}$    | Open loop gain<br>Power = low, Opamp bias = low<br>Power = medium, Opamp bias = low<br>Power = high, Opamp bias = low  | 60<br>60<br>80                                     | –<br>–<br>–                            | –<br>–<br>–                            | dB<br>dB<br>dB   | Specification is applicable at low Opamp bias. For high Opamp bias mode, (except high power, high Opamp bias), minimum is 60 dB.  |
| $V_{OHIGHOA}$ | High output voltage swing (internal signals)<br>Power = low, Opamp bias = low<br>Power = medium, Opamp bias = low<br>Power = high, Opamp bias = low  | $V_{DD} - 0.2$<br>$V_{DD} - 0.2$<br>$V_{DD} - 0.2$ | –<br>–<br>–                            | –<br>–<br>–                            | V<br>V<br>V  | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.  |
| $V_{OLOWA}$   | Low output voltage swing (internal signals)<br>Power = low, Opamp bias = low<br>Power = medium, Opamp bias = low<br>Power = high, Opamp bias = low   | –<br>–<br>–  | –<br>–<br>–                            | 0.2<br>0.2<br>0.2                      | V<br>V<br>V  | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.  |
| $I_{SOA}$     | Supply current (including associated AGND buffer)<br>Power = low, Opamp bias = low<br>Power = low, Opamp bias = high<br>Power = medium, Opamp bias = low<br>Power = medium, Opamp bias = high<br>Power = high, Opamp bias = low<br>Power = high, Opamp bias = high | –<br>–<br>–<br>–<br>–<br>–                         | 150<br>300<br>600<br>1200<br>2400<br>– | 200<br>400<br>800<br>1600<br>3200<br>– | $\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$<br>$\mu A$ | Power = high, Opamp bias = high setting is not allowed for 2.7 V $V_{DD}$ operation.  |
| $PSRR_{OA}$   | Supply voltage rejection ratio   | 64   | 80                                     | –                                      | dB   | $V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or<br>$(V_{DD} - 1.25 V) \leq V_{IN} \leq V_{DD}$   |

#### DC Low Power Comparator Specifications

Table 17 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , 3.0 V to 3.6 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 2.4 V to 3.0 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters are measured at 5 V at 25  $^{\circ}C$  and are for design guidance only.

**Table 17. DC Low Power Comparator Specifications**

| Symbol       | Description  | Min | Typ | Max          | Units   | Notes |
|--------------|--|-----|-----|--------------|---------|-------|
| $V_{REFLPC}$ | Low power comparator (LPC) reference voltage range | 0.2 | –   | $V_{DD} - 1$ | V       |       |
| $I_{SLPC}$   | LPC supply current                                 | –   | 10  | 40           | $\mu A$ |       |
| $V_{OSLPC}$  | LPC voltage offset                                 | –   | 2.5 | 30           | mV      |       |

### DC Switch Mode Pump Specifications

Table 21 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.


**Table 21. DC Switch Mode Pump (SMP) Specifications**

| Symbol                           | Description  | Min         | Typ         | Max         | Units          | Notes   |
|----------------------------------|--|-------------|-------------|-------------|----------------|---|
| $V_{\text{PUMP } 5 \text{ V}}$   | 5 V output voltage from pump   | 4.75        | 5.0         | 5.25        | V              | Configuration listed in footnote. <sup>[11]</sup> Average, neglecting ripple. SMP trip voltage is set to 5.0 V.   |
| $V_{\text{PUMP } 3 \text{ V}}$   | 3.3 V output voltage from pump   | 3.00        | 3.25        | 3.60        | V              | Configuration listed in footnote. <sup>[11]</sup> Average, neglecting ripple. SMP trip voltage is set to 3.25 V.  |
| $V_{\text{PUMP } 2 \text{ V}}$   | 2.6 V output voltage from pump   | 2.45        | 2.55        | 2.80        | V              | Configuration listed in footnote. <sup>[11]</sup> Average, neglecting ripple. SMP trip voltage is set to 2.55 V.  |
| $I_{\text{PUMP}}$                | Available output current<br>$V_{\text{BAT}} = 1.8 \text{ V}$ , $V_{\text{PUMP}} = 5.0 \text{ V}$<br>$V_{\text{BAT}} = 1.5 \text{ V}$ , $V_{\text{PUMP}} = 3.25 \text{ V}$<br>$V_{\text{BAT}} = 1.3 \text{ V}$ , $V_{\text{PUMP}} = 2.55 \text{ V}$ | 5<br>8<br>8 | —<br>—<br>— | —<br>—<br>— | mA<br>mA<br>mA | Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 5.0 V.<br>SMP trip voltage is set to 3.25 V.<br>SMP trip voltage is set to 2.55 V.   |
| $V_{\text{BAT } 5 \text{ V}}$    | Input voltage range from battery   | 1.8         | —           | 5.0         | V              | Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 5.0 V.   |
| $V_{\text{BAT } 3 \text{ V}}$    | Input voltage range from battery   | 1.0         | —           | 3.3         | V              | Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 3.25 V.  |
| $V_{\text{BAT } 2 \text{ V}}$    | Input voltage range from battery   | 1.0         | —           | 3.0         | V              | Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 2.55 V.  |
| $V_{\text{BATSTART}}$            | Minimum input voltage from battery to start pump   | 1.2         | —           | —           | V              | Configuration listed in footnote. <sup>[11]</sup> $0^{\circ}\text{C} \leq T_A \leq 100^{\circ}\text{C}$ . 1.25 V at $T_A = -40^{\circ}\text{C}$   |
| $\Delta V_{\text{PUMP\_Line}}$   | Line regulation (over $V_{\text{BAT}}$ range)  | —           | 5           | —           | % $V_O$        | Configuration listed in footnote. <sup>[11]</sup> $V_O$ is the $V_{\text{DD}}$ Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 26 on page 35</a> .   |
| $\Delta V_{\text{PUMP\_Load}}$   | Load regulation  | —           | 5           | —           | % $V_O$        | Configuration listed in footnote. <sup>[11]</sup> $V_O$ is the " $V_{\text{DD}}$ value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 26 on page 35</a> . |
| $\Delta V_{\text{PUMP\_Ripple}}$ | Output voltage ripple (depends on capacitor/load)  | —           | 100         | —           | mVpp           | Configuration listed in footnote. <sup>[11]</sup> Load is 5 mA.   |
| $E_3$                            | Efficiency   | 35          | 50          | —           | %              | Configuration listed in footnote. <sup>[11]</sup> Load is 5 mA. SMP trip voltage is set to 3.25 V.  |
| $E_2$                            | Efficiency   | —           | —           | —           |                |   |
| $F_{\text{PUMP}}$                | Switching frequency  | —           | 1.3         | —           | MHz            |   |
| $\text{DC}_{\text{PUMP}}$        | Switching duty cycle   | —           | 50          | —           | %              |   |

**Note**

11.  $L_1 = 2 \text{ mH}$  inductor,  $C_1 = 10 \text{ mF}$  capacitor,  $D_1 = \text{Schottky diode}$ . See [Figure 10](#)

**Figure 10. Basic Switch Mode Pump Circuit**



### DC Analog Reference Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications for RefHi and RefLo are measured through the Analog Continuous Time PSoC blocks. The power levels for RefHi and RefLo refer to the Analog Reference Control register. AGND is measured at P2[4] in AGND bypass mode. Each Analog Continuous Time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

**Table 22. 5-V DC Analog Reference Specifications**

| Reference ARF_CR [5:3] | Reference Power Settings               | Symbol             | Reference | Description   | Min                        | Typ                        | Max                        | Units |
|------------------------|--|--------------------|-----------|---|----------------------------|----------------------------|----------------------------|-------|
| 0b000                  | RefPower = high<br>Opamp bias = high   | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Bandgap                            | V <sub>DD</sub> /2 + 1.136 | V <sub>DD</sub> /2 + 1.288 | V <sub>DD</sub> /2 + 1.409 | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.138 | V <sub>DD</sub> /2 + 0.003 | V <sub>DD</sub> /2 + 0.132 | V     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Bandgap                            | V <sub>DD</sub> /2 – 1.417 | V <sub>DD</sub> /2 – 1.289 | V <sub>DD</sub> /2 – 1.154 | V     |
|                        | RefPower = high<br>Opamp bias = low    | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Bandgap                            | V <sub>DD</sub> /2 + 1.202 | V <sub>DD</sub> /2 + 1.290 | V <sub>DD</sub> /2 + 1.358 | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.055 | V <sub>DD</sub> /2 + 0.001 | V <sub>DD</sub> /2 + 0.055 | V     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Bandgap                            | V <sub>DD</sub> /2 – 1.369 | V <sub>DD</sub> /2 – 1.295 | V <sub>DD</sub> /2 – 1.218 | V     |
|                        | RefPower = medium<br>Opamp bias = high | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Bandgap                            | V <sub>DD</sub> /2 + 1.211 | V <sub>DD</sub> /2 + 1.292 | V <sub>DD</sub> /2 + 1.357 | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.055 | V <sub>DD</sub> /2         | V <sub>DD</sub> /2 + 0.052 | V     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Bandgap                            | V <sub>DD</sub> /2 – 1.368 | V <sub>DD</sub> /2 – 1.298 | V <sub>DD</sub> /2 – 1.224 | V     |
|                        | RefPower = medium<br>Opamp bias = low  | V <sub>REFHI</sub> | Ref High  | V <sub>DD</sub> /2 + Bandgap                            | V <sub>DD</sub> /2 + 1.215 | V <sub>DD</sub> /2 + 1.292 | V <sub>DD</sub> /2 + 1.353 | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | V <sub>DD</sub> /2                                      | V <sub>DD</sub> /2 – 0.040 | V <sub>DD</sub> /2 – 0.001 | V <sub>DD</sub> /2 + 0.033 | V     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | V <sub>DD</sub> /2 – Bandgap                            | V <sub>DD</sub> /2 – 1.368 | V <sub>DD</sub> /2 – 1.299 | V <sub>DD</sub> /2 – 1.225 | V     |
| 0b001                  | RefPower = high<br>Opamp bias = high   | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6] – 0.076      | P2[4] + P2[6] – 0.021      | P2[4] + P2[6] + 0.041      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | –     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.025      | P2[4] – P2[6] + 0.011      | P2[4] – P2[6] + 0.085      | V     |
|                        | RefPower = high<br>Opamp bias = low    | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6] – 0.069      | P2[4] + P2[6] – 0.014      | P2[4] + P2[6] + 0.043      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | –     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.029      | P2[4] – P2[6] + 0.005      | P2[4] – P2[6] + 0.052      | V     |
|                        | RefPower = medium<br>Opamp bias = high | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6] – 0.072      | P2[4] + P2[6] – 0.011      | P2[4] + P2[6] + 0.048      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | –     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.031      | P2[4] – P2[6] + 0.002      | P2[4] – P2[6] + 0.057      | V     |
|                        | RefPower = medium<br>Opamp bias = low  | V <sub>REFHI</sub> | Ref High  | P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] + P2[6] – 0.070      | P2[4] + P2[6] – 0.009      | P2[4] + P2[6] + 0.047      | V     |
|                        |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]                      | P2[4]                      | P2[4]                      | –     |
|                        |  | V <sub>REFLO</sub> | Ref Low   | P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V) | P2[4] – P2[6] – 0.033      | P2[4] – P2[6] + 0.001      | P2[4] – P2[6] + 0.039      | V     |

**Table 23. 3.3-V DC Analog Reference Specifications** (continued)

| Reference<br>ARF_CR<br>[5:3] | Reference Power<br>Settings                | Symbol             | Reference | Description                                     | Min             | Typ                     | Max                     | Units |
|------------------------------|--|--------------------|-----------|---|-----------------|-------------------------|-------------------------|-------|
| 0b100                        | All power settings<br>Not allowed at 3.3 V | —                  | —         | —   | —               | —                       | —                       | —     |
| 0b101                        | RefPower = high<br>Opamp bias = high       | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.211   | P2[4] + 1.285           | P2[4] + 1.348           | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.354   | P2[4] – 1.290           | P2[4] – 1.197           | V     |
|                              | RefPower = high<br>Opamp bias = low        | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.209   | P2[4] + 1.289           | P2[4] + 1.353           | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.352   | P2[4] – 1.294           | P2[4] – 1.222           | V     |
|                              | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.218   | P2[4] + 1.291           | P2[4] + 1.351           | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.351   | P2[4] – 1.296           | P2[4] – 1.224           | V     |
|                              | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | P2[4] + Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] + 1.215   | P2[4] + 1.292           | P2[4] + 1.354           | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | P2[4]   | P2[4]           | P2[4]                   | P2[4]                   | —     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | P2[4] – Bandgap<br>(P2[4] = V <sub>DD</sub> /2) | P2[4] – 1.352   | P2[4] – 1.297           | P2[4] – 1.227           | V     |
| 0b110                        | RefPower = high<br>Opamp bias = high       | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.460           | 2.594                   | 2.695                   | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | Bandgap   | 1.257           | 1.302                   | 1.335                   | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.01  | V <sub>SS</sub> + 0.029 | V     |
|                              | RefPower = high<br>Opamp bias = low        | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.462           | 2.592                   | 2.692                   | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | Bandgap   | 1.256           | 1.301                   | 1.332                   | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.005 | V <sub>SS</sub> + 0.017 | V     |
|                              | RefPower = medium<br>Opamp bias = high     | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.473           | 2.593                   | 2.682                   | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | Bandgap   | 1.257           | 1.301                   | 1.330                   | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.003 | V <sub>SS</sub> + 0.014 | V     |
|                              | RefPower = medium<br>Opamp bias = low      | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap                                     | 2.470           | 2.594                   | 2.685                   | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | Bandgap   | 1.256           | 1.300                   | 1.332                   | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub>                                 | V <sub>SS</sub> | V <sub>SS</sub> + 0.002 | V <sub>SS</sub> + 0.012 | V     |
| 0b111                        | All power settings<br>Not allowed at 3.3 V | —                  | —         | —   | —               | —                       | —                       | —     |

**Table 30. 2.7-V AC Chip-Level Specifications**

| Symbol   | Description   | Min   | Typ | Max                      | Units | Notes   |
|--|---|-------|-----|--------------------------|-------|---|
| F <sub>IMO12</sub>                                 | IMO frequency for 12 MHz                                | 11.5  | 12  | 12.7 <sup>[27, 28]</sup> | MHz   | Trimmed for 2.7 V operation using factory trim values. See <a href="#">Figure 8 on page 18</a> . SLIMO mode = 1.  |
| F <sub>IMO6</sub>                                  | IMO frequency for 6 MHz                                 | 5.5   | 6   | 6.5 <sup>[27, 28]</sup>  | MHz   | Trimmed for 2.7 V operation using factory trim values. See <a href="#">Figure 8 on page 18</a> . SLIMO mode = 1.  |
| F <sub>CPU1</sub>                                  | CPU frequency (2.7 V nominal)                           | 0.937 | 3   | 3.15 <sup>[27]</sup>     | MHz   | SLIMO mode = 0.   |
| F <sub>BLK27</sub>                                 | Digital PSoC block frequency (2.7 V nominal)            | 0     | 12  | 12.7 <sup>[27, 28]</sup> | MHz   | Refer to the AC Digital Block Specifications.   |
| F <sub>32K1</sub>                                  | ILO frequency   | 8     | 32  | 96                       | kHz   |   |
| F <sub>32K_U</sub>                                 | ILO untrimmed frequency                                 | 5     | –   | 100                      | kHz   | After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the <a href="#">PSoC Technical Reference Manual</a> for details on timing this |
| t <sub>XRST</sub>                                  | External reset pulse width                              | 10    | –   | –                        | μs    |   |
| DC <sub>12M</sub>                                  | 12 MHz duty cycle                                       | 40    | 50  | 60                       | %     |   |
| DC <sub>ILO</sub>                                  | ILO duty cycle  | 20    | 50  | 80                       | %     |   |
| F <sub>MAX</sub>                                   | Maximum frequency of signal on row input or row output. | –     | –   | 12.7                     | MHz   |   |
| SR <sub>POWER UP</sub>                             | Power supply slew rate                                  | –     | –   | 250                      | V/ms  | V <sub>DD</sub> slew rate during power-up.  |
| t <sub>POWERUP</sub>                               | Time from end of POR to CPU executing code              | –     | 16  | 100                      | ms    | Power-up from 0 V. See the System Resets section of the <a href="#">PSoC Technical Reference Manual</a> .   |
| t <sub>jitter</sub> <sub>IMO</sub> <sup>[29]</sup> | 12 MHz IMO cycle-to-cycle jitter (RMS)                  | –     | 400 | 1000                     | ps    | N = 32  |
|  | 12 MHz IMO long term N cycle-to-cycle jitter (RMS)      | –     | 600 | 1300                     | ps    |   |
|  | 12 MHz IMO period jitter (RMS)                          | –     | 100 | 500                      | ps    |   |
| t <sub>jitter</sub> <sub>PLL</sub> <sup>[29]</sup> | 12 MHz IMO cycle-to-cycle jitter (RMS)                  | –     | 400 | 1000                     | ps    | N = 32  |
|  | 12 MHz IMO long term N cycle-to-cycle jitter (RMS)      | –     | 700 | 1300                     | ps    |   |
|  | 12 MHz IMO period jitter (RMS)                          | –     | 300 | 500                      | ps    |   |


**Notes**

 27. 2.4 V < V<sub>DD</sub> < 3.0 V.


 28. Refer to application note [Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012](#) for information on trimming for operation at 3.3 V.

 29. Refer to Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.


**Figure 11. PLL Lock Timing Diagram**



**Figure 12. PLL Lock for Low Gain Setting Timing Diagram**



**Figure 13. External Crystal Oscillator Startup Timing Diagram**



### AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 37. 5-V and 3.3-V AC Digital Block Specifications**

| Function          | Description  | Min                | Typ | Max  | Unit | Notes   |
|-------------------|--|--------------------|-----|------|------|---|
| All functions     | Block input clock frequency                          |                    |     |      |      |   |
|                   | $V_{DD} \geq 4.75\text{ V}$                          | –                  | –   | 50.4 | MHz  |   |
|                   | $V_{DD} < 4.75\text{ V}$                             | –                  | –   | 25.2 | MHz  |   |
| Timer             | Input clock frequency                                |                    |     |      |      |   |
|                   | No capture, $V_{DD} \geq 4.75\text{ V}$              | –                  | –   | 50.4 | MHz  |   |
|                   | No capture, $V_{DD} < 4.75\text{ V}$                 | –                  | –   | 25.2 | MHz  |   |
|                   | With capture   | –                  | –   | 25.2 | MHz  |   |
|                   | Capture pulse width                                  | 50 <sup>[30]</sup> | –   | –    | ns   |   |
| Counter           | Input clock frequency                                |                    |     |      |      |   |
|                   | No enable input, $V_{DD} \geq 4.75\text{ V}$         | –                  | –   | 50.4 | MHz  |   |
|                   | No enable input, $V_{DD} < 4.75\text{ V}$            | –                  | –   | 25.2 | MHz  |   |
|                   | With enable input                                    | –                  | –   | 25.2 | MHz  |   |
|                   | Enable input pulse width                             | 50 <sup>[30]</sup> | –   | –    | ns   |   |
| Dead Band         | Kill pulse width                                     |                    |     |      |      |   |
|                   | Asynchronous restart mode                            | 20                 | –   | –    | ns   |   |
|                   | Synchronous restart mode                             | 50 <sup>[30]</sup> | –   | –    | ns   |   |
|                   | Disable mode   | 50 <sup>[30]</sup> | –   | –    | ns   |   |
|                   | Input clock frequency                                |                    |     |      |      |   |
|                   | $V_{DD} \geq 4.75\text{ V}$                          | –                  | –   | 50.4 | MHz  |   |
|                   | $V_{DD} < 4.75\text{ V}$                             | –                  | –   | 25.2 | MHz  |   |
| CRCPRS (PRS Mode) | Input clock frequency                                |                    |     |      |      |   |
|                   | $V_{DD} \geq 4.75\text{ V}$                          | –                  | –   | 50.4 | MHz  |   |
|                   | $V_{DD} < 4.75\text{ V}$                             | –                  | –   | 25.2 | MHz  |   |
| CRCPRS (CRC Mode) | Input clock frequency                                | –                  | –   | 25.2 | MHz  |   |
| SPIM              | Input clock frequency                                | –                  | –   | 8.2  | MHz  | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS              | Input clock (SCLK) frequency                         | –                  | –   | 4.1  | MHz  | The input clock is the SPI SCLK in SPIS mode.   |
|                   | Width of SS <sub>negated</sub> between transmissions | 50 <sup>[30]</sup> | –   | –    | ns   |   |
| Transmitter       | Input clock frequency                                |                    |     |      |      | The baud rate is equal to the input clock frequency divided by 8.                         |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 2 stop bits            | –                  | –   | 50.4 | MHz  |   |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 1 stop bit             | –                  | –   | 25.2 | MHz  |   |
|                   | $V_{DD} < 4.75\text{ V}$                             | –                  | –   | 25.2 | MHz  |   |
| Receiver          | Input clock frequency                                |                    |     |      |      | The baud rate is equal to the input clock frequency divided by 8.                         |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 2 stop bits            | –                  | –   | 50.4 | MHz  |   |
|                   | $V_{DD} \geq 4.75\text{ V}$ , 1 stop bit             | –                  | –   | 25.2 | MHz  |   |
|                   | $V_{DD} < 4.75\text{ V}$                             | –                  | –   | 25.2 | MHz  |   |

**Note**

30. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

**Table 38. 2.7-V AC Digital Block Specifications**

| Function          | Description                                    | Min                 | Typ | Max  | Units | Notes   |
|-------------------|--|---------------------|-----|------|-------|---|
| All Functions     | Block input clock frequency                    | –                   | –   | 12.7 | MHz   | 2.4 V < V <sub>DD</sub> < 3.0 V   |
| Timer             | Capture pulse width                            | 100 <sup>[31]</sup> | –   | –    | ns    |   |
|                   | Input clock frequency, with or without capture | –                   | –   | 12.7 | MHz   |   |
| Counter           | Enable Input Pulse Width                       | 100 <sup>[31]</sup> | –   | –    | ns    |   |
|                   | Input clock frequency, no enable input         | –                   | –   | 12.7 | MHz   |   |
|                   | Input clock frequency, enable input            | –                   | –   | 12.7 | MHz   |   |
| Dead Band         | Kill pulse width:                              |                     |     |      |       |   |
|                   | Asynchronous restart mode                      | 20                  | –   | –    | ns    |   |
|                   | Synchronous restart mode                       | 100 <sup>[31]</sup> | –   | –    | ns    |   |
|                   | Disable mode                                   | 100 <sup>[31]</sup> | –   | –    | ns    |   |
|                   | Input clock frequency                          | –                   | –   | 12.7 | MHz   |   |
| CRCPRS (PRS Mode) | Input clock frequency                          | –                   | –   | 12.7 | MHz   |   |
| CRCPRS (CRC Mode) | Input clock frequency                          | –                   | –   | 12.7 | MHz   |   |
| SPIM              | Input clock frequency                          | –                   | –   | 6.35 | MHz   | The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2. |
| SPIS              | Input clock frequency                          | –                   | –   | 4.23 | MHz   |   |
|                   | Width of SS_ Negated between transmissions     | 100 <sup>[31]</sup> | –   | –    | ns    |   |
| Transmitter       | Input clock frequency                          | –                   | –   | 12.7 | MHz   | The baud rate is equal to the input clock frequency divided by 8.                         |
| Receiver          | Input clock frequency                          | –                   | –   | 12.7 | MHz   | The baud rate is equal to the input clock frequency divided by 8.                         |

**Note**

31. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

**Table 44. 2.7-V AC External Clock Specifications**

| Symbol              | Description   | Min   | Typ | Max  | Units | Notes |
|---------------------|---|-------|-----|------|-------|-------|
| F <sub>OSCEXT</sub> | Frequency with CPU clock divide by 1 <sup>[34]</sup>            | 0.093 | –   | 12.3 | MHz   |       |
| F <sub>OSCEXT</sub> | Frequency with CPU clock divide by 2 or greater <sup>[35]</sup> | 0.186 | –   | 12.3 | MHz   |       |
| –                   | High period with CPU clock divide by 1                          | 41.7  | –   | 5300 | ns    |       |
| –                   | Low period with CPU clock divide by 1                           | 41.7  | –   | –    | ns    |       |
| –                   | Power-up IMO to switch  | 150   | –   | –    | μs    |       |

#### AC Programming Specifications

Table 45 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

**Table 45. AC Programming Specifications**

| Symbol                    | Description                                | Min | Typ | Max                 | Units | Notes  |
|---------------------------|--|-----|-----|---------------------|-------|--|
| t <sub>RSCLK</sub>        | Rise time of SCLK                          | 1   | –   | 20                  | ns    |  |
| t <sub>FSCLK</sub>        | Fall time of SCLK                          | 1   | –   | 20                  | ns    |  |
| t <sub>SSCLK</sub>        | Data setup time to falling edge of SCLK    | 40  | –   | –                   | ns    |  |
| t <sub>HSCLK</sub>        | Data hold time from falling edge of SCLK   | 40  | –   | –                   | ns    |  |
| F <sub>SCLK</sub>         | Frequency of SCLK                          | 0   | –   | 8                   | MHz   |  |
| t <sub>ERASEB</sub>       | Flash erase time (block)                   | –   | 20  | –                   | ms    |  |
| t <sub>WRITE</sub>        | Flash block write time                     | –   | 80  | –                   | ms    |  |
| t <sub>DSCLK</sub>        | Data out delay from falling edge of SCLK   | –   | –   | 45                  | ns    | V <sub>DD</sub> > 3.6                          |
| t <sub>DSCLK3</sub>       | Data out delay from falling edge of SCLK   | –   | –   | 50                  | ns    | 3.0 ≤ V <sub>DD</sub> ≤ 3.6                    |
| t <sub>DSCLK2</sub>       | Data out delay from falling edge of SCLK   | –   | –   | 70                  | ns    | 2.4 ≤ V <sub>DD</sub> ≤ 3.0                    |
| t <sub>ERASEALL</sub>     | Flash erase time (Bulk)                    | –   | 20  | –                   | ms    | Erase all blocks and protection fields at once |
| t <sub>PROGRAM_HOT</sub>  | Flash block erase + flash block write time | –   | –   | 200 <sup>[36]</sup> | ms    | 0 °C ≤ T <sub>j</sub> ≤ 100 °C                 |
| t <sub>PROGRAM_COLD</sub> | Flash block erase + flash block write time | –   | –   | 400 <sup>[36]</sup> | ms    | –40 °C ≤ T <sub>j</sub> ≤ 0 °C                 |

#### Notes

34. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.


35. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.

36. For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note [Design Aids – Reading and Writing PSoC® Flash – AN2015](#) for more information.


**Figure 24. 28-Pin (300-Mil) Molded SOIC**

NOTE :

1. JEDEC STD REF MO-119
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE
3. DIMENSIONS IN INCHES MIN.  
MAX.



| PART # |                |
|--------|----------------|
| S28.3  | STANDARD PKG.  |
| SZ28.3 | LEAD FREE PKG. |
| SX28.3 | LEAD FREE PKG. |



51-85026 \*H

## Device Programmers

All device programmers can be purchased from the Cypress Online Store.

### CY3216 Modular Programmer

The **CY3216 Modular Programmer kit** features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

### CY3207ISSP In-System Serial Programmer (ISSP)

The **CY3207ISSP** is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note** CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

## Accessories (Emulation and Programming)

**Table 51. Emulation and Programming Accessories**

| Part Number | Pin Package | Flex-Pod Kit <sup>[40]</sup> | Foot Kit <sup>[41]</sup>   | Adapter <sup>[42]</sup>  |
|-------------|-------------|------------------------------|--|--|
| All non-QFN | All non-QFN | CY3250-24X23A                | CY3250-8DIP-FK,<br>CY3250-8SOIC-FK,<br>CY3250-20DIP-FK,<br>CY3250-20SOIC-FK,<br>CY3250-20SSOP-FK,<br>CY3250-28DIP-FK,<br>CY3250-28SOIC-FK,<br>CY3250-28SSOP-FK | Adapters can be found at <a href="http://www.emulation.com">http://www.emulation.com</a> . |

### Notes

40. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

41. Foot kit includes surface mount feet that can be soldered to the target PCB.

42. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <http://www.emulation.com>.

## Document Conventions

### Units of Measure

Table 54 lists the unit of measures.

**Table 54. Units of Measure**

| Symbol | Unit of Measure | Symbol | Unit of Measure         |
|--------|-----------------|--------|-------------------------|
| kB     | 1024 bytes      | μs     | microsecond             |
| dB     | decibels        | ms     | millisecond             |
| °C     | degree Celsius  | ns     | nanosecond              |
| fF     | femto farad     | ps     | picosecond              |
| pF     | picofarad       | μV     | microvolts              |
| kHz    | kilohertz       | mV     | millivolts              |
| MHz    | megahertz       | mVpp   | millivolts peak-to-peak |
| rt-Hz  | root hertz      | nV     | nanovolts               |
| kΩ     | kilohm          | V      | volts                   |
| Ω      | ohm             | μW     | microwatts              |
| μA     | microampere     | W      | watt                    |
| mA     | milliampere     | mm     | millimeter              |
| nA     | nanoampere      | ppm    | parts per million       |
| pA     | pikoampere      | %      | percent                 |
| mH     | millihenry      |        |                         |

### Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimals.

## Glossary

|   |  |
|---|--|
| active high                             | <p>10.A logic signal having its asserted state as the logic 1 state.</p> <p>11.A logic signal having the logic 1 state as the higher voltage of the two states.</p>  |
| analog blocks                           | The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.  |
| analog-to-digital (ADC)                 | A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.   |
| API (Application Programming Interface) | A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.   |
| asynchronous                            | A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.   |
| Bandgap reference                       | A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.   |
| bandwidth                               | <p>1. The frequency range of a message or information processing system measured in hertz.</p> <p>2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.</p> |

## Errata

This section describes the errata for the CY8C24xxxA device family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

### Part Numbers Affected

| Part Number | Ordering Information |
|-------------|----------------------|
| CY8C24123A  | CY8C24123A-24PXI     |
|             | CY8C24123A-24SXI     |
|             | CY8C24123A-24SXIT    |
|             | CY8C24223A-24PXI     |
|             | CY8C24223A-24PVXI    |
|             | CY8C24223A-24PVXIT   |
|             | CY8C24223A-24SXI     |
|             | CY8C24223A-24SXIT    |
|             | CY8C24423A-24PXI     |
|             | CY8C24423A-24PVXI    |
|             | CY8C24423A-24PVXIT   |
|             | CY8C24423A-24SXI     |
|             | CY8C24423A-24SXIT    |
|             | CY8C24423A-24LFXI    |
|             | CY8C24423A-24LTXI    |
|             | CY8C24423A-24LTXIT   |
|             | CY8C24000A-24PVXI    |

### CY8C24123A Qualification Status

Product Status: Production

### CY8C24123A Errata Summary

The following table defines the errata applicability to available CY8C24123A family devices.

| Items  | Part Number | Silicon Revision | Fix Status                                      |
|--|-------------|------------------|---|
| [1.]. <a href="#">Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes</a> | CY8C24123A  | *A               | No silicon fix planned. Workaround is required. |

#### 1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

##### ■ Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

##### ■ Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0°C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

##### ■ Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of ±2.5% when operated beyond the temperature range of 0 to +70 °C.

##### ■ Scope of Impact

This problem may affect UART, IrDA, and FSK implementations.

##### ■ Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

##### ■ Fix Status

Silicon fix is not planned. The workaround mentioned above should be used.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

|  |   |
|--|---|
| <a href="#">Automotive</a>                   | <a href="#">cypress.com/go/automotive</a> |
| <a href="#">Clocks &amp; Buffers</a>         | <a href="#">cypress.com/go/clocks</a>     |
| <a href="#">Interface</a>                    | <a href="#">cypress.com/go/interface</a>  |
| <a href="#">Lighting &amp; Power Control</a> | <a href="#">cypress.com/go/powerpsoc</a>  |
| <a href="#">Memory</a>                       | <a href="#">cypress.com/go/memory</a>     |
| <a href="#">PSoC</a>                         | <a href="#">cypress.com/go/psoc</a>       |
| <a href="#">Touch Sensing</a>                | <a href="#">cypress.com/go/touch</a>      |
| <a href="#">USB Controllers</a>              | <a href="#">cypress.com/go/USB</a>        |
| <a href="#">Wireless/RF</a>                  | <a href="#">cypress.com/go/wireless</a>   |

#### PSoC® Solutions

[psoc.cypress.com/solutions](#)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/go/support](#)

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.