

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 10x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24423a-24ltxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24423a-24ltxi</a>

## Contents

<b>PSoC Functional Overview .....</b>	<b>3</b>	AC Electrical Characteristics .....	36
PSoC Core .....	3	Packaging Information .....	<b>50</b>
Digital System .....	3	Packaging Dimensions .....	50
Analog System .....	4	Thermal Impedances .....	56
Additional System Resources .....	5	Capacitance on Crystal Pins .....	56
PSoC Device Characteristics .....	5	Solder Reflow Specifications .....	56
<b>Getting Started .....</b>	<b>6</b>	<b>Development Tool Selection .....</b>	<b>57</b>
Application Notes .....	6	Software .....	57
Development Kits .....	6	Development Kits .....	57
Training .....	6	Evaluation Tools .....	57
CYPros Consultants .....	6	Device Programmers .....	58
Solutions Library .....	6	Accessories (Emulation and Programming) .....	58
Technical Support .....	6	<b>Ordering Information .....</b>	<b>59</b>
<b>Development Tools .....</b>	<b>7</b>	Ordering Code Definitions .....	59
PSoC Designer Software Subsystems .....	7	<b>Acronyms .....</b>	<b>60</b>
<b>Designing with PSoC Designer .....</b>	<b>8</b>	Acronyms Used .....	60
Select User Modules .....	8	<b>Reference Documents .....</b>	<b>60</b>
Configure User Modules .....	8	<b>Document Conventions .....</b>	<b>61</b>
Organize and Connect .....	8	Units of Measure .....	61
Generate, Verify, and Debug .....	8	Numeric Conventions .....	61
<b>Pinouts .....</b>	<b>9</b>	<b>Glossary .....</b>	<b>61</b>
8-Pin Part Pinout .....	9	<b>Errata .....</b>	<b>66</b>
20-Pin Part Pinout .....	10	Part Numbers Affected .....	66
28-Pin Part Pinout .....	11	CY8C24123A Qualification Status .....	66
32-Pin Part Pinout .....	12	CY8C24123A Errata Summary .....	66
56-Pin Part Pinout .....	13	<b>Document History Page .....</b>	<b>67</b>
<b>Register Reference .....</b>	<b>14</b>	<b>Sales, Solutions, and Legal Information .....</b>	<b>70</b>
Register Conventions .....	14	Worldwide Sales and Design Support .....	70
Register Mapping Tables .....	14	Products .....	70
<b>Electrical Specifications .....</b>	<b>17</b>	PSoC® Solutions .....	70
Absolute Maximum Ratings .....	17	Cypress Developer Community .....	70
Operating Temperature .....	18	Technical Support .....	70
DC Electrical Characteristics .....	18		


## Analog System

The analog system consists of six configurable blocks, each consisting of an opamp circuit that allows the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta sigma, and SAR)
- Filters (two and four pole band-pass, low-pass, and notch)
- Amplifiers (up to two, with selectable gain to 48x)
- Instrumentation amplifiers (one with selectable gain to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6 to 9-bit resolution)
- Multiplying DACs (up to two, with 6 to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core resource)
- 1.3 V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in [Figure 3](#)

**Figure 3. Analog System Block Diagram**



## Pinouts

This section describes, lists, and illustrates the CY8C24x23A PSoC device pins and pinout configurations. Every port pin (labeled with a "P") is capable of digital I/O. However, V<sub>SS</sub>, V<sub>DD</sub>, SMP, and XRES are not capable of digital I/O.


### 8-Pin Part Pinout

**Table 2. 8-Pin PDIP and SOIC**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I/O	P0[5]	Analog column mux input and column output
2	I/O	I/O	P0[3]	Analog column mux input and column output
3	I/O		P1[1]	Crystal input (XTALin), I <sup>2</sup> C serial clock (SCL), ISSP-SCLK <sup>[4]</sup>
4	Power		V <sub>SS</sub>	Ground connection
5	I/O		P1[0]	Crystal output (XTALout), I <sup>2</sup> C serial data (SDA), ISSP-SDATA <sup>[4]</sup>
6	I/O	I	P0[2]	Analog column mux input
7	I/O	I	P0[4]	Analog column mux input
8	Power		V <sub>DD</sub>	Supply voltage

**LEGEND:** A = Analog, I = Input, and O = Output.

**Figure 4. CY8C24123A 8-Pin PSoC Device**



#### Note

- 4. These are the ISSP pins, which are not high Z at POR. See the [PSoC Technical Reference Manual](#) for details.


## 20-Pin Part Pinout

**Table 3. 20-Pin PDIP, SSOP, and SOIC**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	Power		SMP	SMP connection to external components required
6	I/O		P1[7]	I <sup>2</sup> C SCL
7	I/O		P1[5]	I <sup>2</sup> C SDA
8	I/O		P1[3]	
9	I/O		P1[1]	XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[5]</sup>
10	Power		V <sub>SS</sub>	Ground connection.
11	I/O		P1[0]	XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[5]</sup>
12	I/O		P1[2]	
13	I/O		P1[4]	Optional external clock input (EXTCLK)
14	I/O		P1[6]	
15	Input		XRES	Active high external reset with internal pull-down
16	I/O	I	P0[0]	Analog column mux input
17	I/O	I	P0[2]	Analog column mux input
18	I/O	I	P0[4]	Analog column mux input
19	I/O	I	P0[6]	Analog column mux input
20	Power		V <sub>DD</sub>	Supply voltage

**LEGEND:** A = Analog, I = Input, and O = Output.

**Figure 5. CY8C24223A 20-Pin PSoC Device**



**Note**

5. These are the ISSP pins, which are not high Z at POR. See the [PSoC Technical Reference Manual](#) for details.


## 28-Pin Part Pinout

**Table 4. 28-Pin PDIP, SSOP, and SOIC**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	I/O		P2[7]	
6	I/O		P2[5]	
7	I/O	I	P2[3]	Direct switched capacitor block input
8	I/O	I	P2[1]	Direct switched capacitor block input
9	Power		SMP	SMP connection to external components required
10	I/O		P1[7]	$\text{I}^2\text{C}$ SCL
11	I/O		P1[5]	$\text{I}^2\text{C}$ SDA
12	I/O		P1[3]	
13	I/O		P1[1]	XTALin, $\text{I}^2\text{C}$ SCL, ISSP-SCLK <sup>[6]</sup>
14	Power		V <sub>SS</sub>	Ground connection.
15	I/O		P1[0]	XTALout, $\text{I}^2\text{C}$ SDA, ISSP-SDATA <sup>[6]</sup>
16	I/O		P1[2]	
17	I/O		P1[4]	Optional EXTCLK
18	I/O		P1[6]	
19	Input		XRES	Active high external reset with internal pull-down
20	I/O	I	P2[0]	Direct switched capacitor block input
21	I/O	I	P2[2]	Direct switched capacitor block input
22	I/O		P2[4]	External analog ground (AGND)
23	I/O		P2[6]	External voltage reference ( $V_{REF}$ )
24	I/O	I	P0[0]	Analog column mux input
25	I/O	I	P0[2]	Analog column mux input
26	I/O	I	P0[4]	Analog column mux input
27	I/O	I	P0[6]	Analog column mux input
28	Power		V <sub>DD</sub>	Supply voltage

**LEGEND:** A = Analog, I = Input, and O = Output.

**Figure 6. CY8C24423A 28-Pin PSoC Device**



**Not for Production**

**Note**

6. These are the ISSP pins, which are not high Z at POR. See the [PSoC Technical Reference Manual](#) for details.


## 32-Pin Part Pinout

**Table 5. 32-Pin QFN<sup>[7]</sup>**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	I/O		P2[7]	
2	I/O		P2[5]	
3	I/O	I	P2[3]	Direct switched capacitor block input
4	I/O	I	P2[1]	Direct switched capacitor block input
5	Power		V <sub>SS</sub>	Ground connection
6	Power		SMP	SMP connection to external components required
7	I/O		P1[7]	I <sup>2</sup> C SCL
8	I/O		P1[5]	I <sup>2</sup> C SDA
9	NC			No connection. Pin must be left floating
10	I/O		P1[3]	
11	I/O		P1[1]	XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[8]</sup>
12	Power		V <sub>SS</sub>	Ground Connection
13	I/O		P1[0]	XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[8]</sup>
14	I/O		P1[2]	
15	I/O		P1[4]	Optional EXTCLK
16	NC			No connection. Pin must be left floating
17	I/O		P1[6]	
18	Input		XRES	Active high external reset with internal pull-down
19	I/O	I	P2[0]	Direct switched capacitor block input
20	I/O	I	P2[2]	Direct switched capacitor block input
21	I/O		P2[4]	External AGND
22	I/O		P2[6]	External V <sub>REF</sub>
23	I/O	I	P0[0]	Analog column mux input
24	I/O	I	P0[2]	Analog column mux input
25	NC			No connection. Pin must be left floating
26	I/O	I	P0[4]	Analog column mux input
27	I/O	I	P0[6]	Analog column mux input
28	Power		V <sub>DD</sub>	Supply voltage
29	I/O	I	P0[7]	Analog column mux input
30	I/O	I/O	P0[5]	Analog column mux input and column output
31	I/O	I/O	P0[3]	Analog column mux input and column output
32	I/O	I	P0[1]	Analog column mux input

LEGEND: A = Analog, I = Input, and O = Output.

**Figure 7. CY8C24423A 32-Pin PSoC Device**



### Notes

7. The center pad on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
8. These are the ISSP pins, which are not high Z at POR. See the [PSoC Technical Reference Manual](#) for details.

**Table 8. Register Map Bank 0 Table: User Space**

Name	Addr (0,Hex)	Access									
PRT0DR	00	RW		40		ASC10CR0	80	RW	C0		
PRT0IE	01	RW		41		ASC10CR1	81	RW	C1		
PRT0GS	02	RW		42		ASC10CR2	82	RW	C2		
PRT0DM2	03	RW		43		ASC10CR3	83	RW	C3		
PRT1DR	04	RW		44		ASD11CR0	84	RW	C4		
PRT1IE	05	RW		45		ASD11CR1	85	RW	C5		
PRT1GS	06	RW		46		ASD11CR2	86	RW	C6		
PRT1DM2	07	RW		47		ASD11CR3	87	RW	C7		
PRT2DR	08	RW		48			88		C8		
PRT2IE	09	RW		49			89		C9		
PRT2GS	0A	RW		4A			8A		CA		
PRT2DM2	0B	RW		4B			8B		CB		
	0C			4C			8C		CC		
	0D			4D			8D		CD		
	0E			4E			8E		CE		
	0F			4F			8F		CF		
	10			50		ASD20CR0	90	RW	D0		
	11			51		ASD20CR1	91	RW	D1		
	12			52		ASD20CR2	92	RW	D2		
	13			53		ASD20CR3	93	RW	D3		
	14			54		ASC21CR0	94	RW	D4		
	15			55		ASC21CR1	95	RW	D5		
	16			56		ASC21CR2	96	RW	I2C_CFG	D6	RW
	17			57		ASC21CR3	97	RW	I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C		DC		
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F		DF		
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL_Y	E9	W
DCB02DR2	2A	RW		6A			AA		MUL_DH	EA	R
DCB02CR0	2B	#		6B			AB		MUL_DL	EB	R
DCB03DR0	2C	#		6C			AC		ACC_DR1	EC	RW
DCB03DR1	2D	W		6D			AD		ACC_DR0	ED	RW
DCB03DR2	2E	RW		6E			AE		ACC_DR3	EE	RW
DCB03CR0	2F	#		6F			AF		ACC_DR2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.

**Table 0-1. Register Map Bank 1 Table: Configuration Space**

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
	11			51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
	12			52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
	13			53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17			57		ASC21CR3	97	RW		D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.


## Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the latest electrical specifications, check if you have the most recent datasheet by visiting the website at <http://www.cypress.com>.


Specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted.

Refer to [Table 29 on page 37](#) for the electrical specifications for the IMO using SLIMO mode.

**Figure 9. Voltage versus CPU Frequency**



**Figure 8. IMO Frequency Trim Options**



## Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 9. Absolute Maximum Ratings**

Symbol	Description	Min	Typ	Max	Units	Notes
$T_{STG}$	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is $+25^{\circ}\text{C} \pm 25^{\circ}\text{C}$ . Extended duration storage temperatures above $65^{\circ}\text{C}$ degrades reliability.
$T_{BAKETEMP}$	Bake temperature	-	125	See package label	°C	
$t_{BAKETIME}$	Bake time	See package label	-	72	Hours	
$T_A$	Ambient temperature with power applied	-40	-	+85	°C	
$V_{DD}$	Supply voltage on $V_{DD}$ relative to $V_{SS}$	-0.5	-	+6.0	V	
$V_{IO}$	DC input voltage	$V_{SS} - 0.5$	-	$V_{DD} + 0.5$	V	
$V_{IOZ}$	DC voltage applied to tri-state	$V_{SS} - 0.5$	-	$V_{DD} + 0.5$	V	
$I_{MIO}$	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch up current	-	-	200	mA	

## Operating Temperature

**Table 10. Operating Temperature**

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	-	+85	°C	
T <sub>J</sub>	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See <a href="#">Table 48 on page 57</a> . You must limit the power consumption to comply with this requirement

## DC Electrical Characteristics

### DC Chip-Level Specifications

**Table 11** lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

**Table 11. DC Chip-Level Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
V <sub>DD</sub>	Supply voltage	2.4	-	5.25	V	See DC POR and LVD specifications, <a href="#">Table 26 on page 35</a>
I <sub>DD</sub>	Supply current	-	5	8	mA	Conditions are V <sub>DD</sub> = 5.0 V, T <sub>A</sub> = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz
I <sub>DD3</sub>	Supply current	-	3.3	6.0	mA	Conditions are V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz
I <sub>DD27</sub>	Supply current	-	2	4	mA	Conditions are V <sub>DD</sub> = 2.7 V, T <sub>A</sub> = 25 °C, CPU = 0.75 MHz, SYSCLK doubler disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz, analog power = off. SLIMO mode = 1. IMO = 6 MHz
I <sub>SB</sub>	Sleep (mode) current with POR, LVD, sleep timer, and WDT. <sup>[10]</sup>	-	3	6.5	µA	Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3 V, $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 55^{\circ}\text{C}$ , analog power = off
I <sub>SBH</sub>	Sleep (mode) current with POR, LVD, sleep timer, and WDT at high temperature. <sup>[10]</sup>	-	4	25	µA	Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3 V, $55^{\circ}\text{C} < T_{\text{A}} \leq 85^{\circ}\text{C}$ , analog power = off
I <sub>SBXTL</sub>	Sleep (mode) current with POR, LVD, sleep timer, WDT, and external crystal. <sup>[10]</sup>	-	4	7.5	µA	Conditions are with properly loaded, 1 µW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3 V, $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 55^{\circ}\text{C}$ , analog power = off
I <sub>SBXTLH</sub>	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. <sup>[10]</sup>	-	5	26	µA	Conditions are with properly loaded, 1 µW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3 V, $55^{\circ}\text{C} < T_{\text{A}} \leq 85^{\circ}\text{C}$ , analog power = off
V <sub>REF</sub>	Reference voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate V <sub>DD</sub> . V <sub>DD</sub> > 3.0 V
V <sub>REF27</sub>	Reference voltage (Bandgap)	1.16	1.30	1.32	V	Trimmed for appropriate V <sub>DD</sub> . V <sub>DD</sub> = 2.4 V to 3.0 V

### Note

10. Standby current includes all functions (POR, LVD, WDT, sleep time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.

### DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block. Typical parameters are measured at 5 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 14. 5-V DC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{\text{OSOA}}$	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	— — — —	1.6 1.3 1.2	10 8 7.5	mV mV mV	
$TCV_{\text{OSOA}}$	Average input offset voltage drift	—	7.0	35.0	$\mu\text{V}/^{\circ}\text{C}$	
$I_{\text{EBOA}}$	Input leakage current (port 0 analog pins)	—	20	—	pA	Gross tested to 1 $\mu\text{A}$
$C_{\text{INOA}}$	Input capacitance (port 0 analog pins)	—	4.5	9.5	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$
$V_{\text{CMOA}}$	Common mode voltage range Common mode voltage range (high power or high Opamp bias)	0.0 0.5	— —	$V_{\text{DD}}$ $V_{\text{DD}} - 0.5$	V	The common mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
$G_{\text{LOOA}}$	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80	— — —	— — —	dB dB dB	Specification is applicable at high Opamp bias. For low Opamp bias mode, minimum is 60 dB.
$V_{\text{OHIGHOA}}$	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	$V_{\text{DD}} - 0.2$ $V_{\text{DD}} - 0.2$ $V_{\text{DD}} - 0.5$	— — —	— — —	V V V	
$V_{\text{OLOWOA}}$	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	— — —	— — —	0.2 0.2 0.5	V V V	
$I_{\text{SOA}}$	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	— — — — — —	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	$\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$ $\mu\text{A}$	
$\text{PSRR}_{\text{OA}}$	Supply voltage rejection ratio	64	80	—	dB	$V_{\text{SS}} \leq V_{\text{IN}} \leq (V_{\text{DD}} - 2.25)$ or $(V_{\text{DD}} - 1.25 \text{ V}) \leq V_{\text{IN}} \leq V_{\text{DD}}$

### DC Switch Mode Pump Specifications

**Table 21** lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 21. DC Switch Mode Pump (SMP) Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{\text{PUMP}\ 5\ \text{V}}$	5 V output voltage from pump	4.75	5.0	5.25	V	Configuration listed in footnote. <sup>[11]</sup> Average, neglecting ripple. SMP trip voltage is set to 5.0 V.
$V_{\text{PUMP}\ 3\ \text{V}}$	3.3 V output voltage from pump	3.00	3.25	3.60	V	Configuration listed in footnote. <sup>[11]</sup> Average, neglecting ripple. SMP trip voltage is set to 3.25 V.
$V_{\text{PUMP}\ 2\ \text{V}}$	2.6 V output voltage from pump	2.45	2.55	2.80	V	Configuration listed in footnote. <sup>[11]</sup> Average, neglecting ripple. SMP trip voltage is set to 2.55 V.
$I_{\text{PUMP}}$	Available output current $V_{\text{BAT}} = 1.8\ \text{V}$ , $V_{\text{PUMP}} = 5.0\ \text{V}$ $V_{\text{BAT}} = 1.5\ \text{V}$ , $V_{\text{PUMP}} = 3.25\ \text{V}$ $V_{\text{BAT}} = 1.3\ \text{V}$ , $V_{\text{PUMP}} = 2.55\ \text{V}$	5 8 8	— — —	— — —	mA	Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 5.0 V. SMP trip voltage is set to 3.25 V. SMP trip voltage is set to 2.55 V.
$V_{\text{BAT}\ 5\ \text{V}}$	Input voltage range from battery	1.8	—	5.0	V	Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 5.0 V.
$V_{\text{BAT}\ 3\ \text{V}}$	Input voltage range from battery	1.0	—	3.3	V	Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 3.25 V.
$V_{\text{BAT}\ 2\ \text{V}}$	Input voltage range from battery	1.0	—	3.0	V	Configuration listed in footnote. <sup>[11]</sup> SMP trip voltage is set to 2.55 V.
$V_{\text{BATSTART}}$	Minimum input voltage from battery to start pump	1.2	—	—	V	Configuration listed in footnote. <sup>[11]</sup> $0^{\circ}\text{C} \leq T_A \leq 100$ . 1.25 V at $T_A = -40^{\circ}\text{C}$
$\Delta V_{\text{PUMP\_Line}}$	Line regulation (over $V_{\text{BAT}}$ range)	—	5	—	% $V_O$	Configuration listed in footnote. <sup>[11]</sup> $V_O$ is the $V_{\text{DD}}$ Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 26 on page 35</a> .
$\Delta V_{\text{PUMP\_Load}}$	Load regulation	—	5	—	% $V_O$	Configuration listed in footnote. <sup>[11]</sup> $V_O$ is the " $V_{\text{DD}}$ value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 26 on page 35</a> .
$\Delta V_{\text{PUMP\_Ripple}}$	Output voltage ripple (depends on capacitor/load)	—	100	—	mVpp	Configuration listed in footnote. <sup>[11]</sup> Load is 5 mA.
$E_3$	Efficiency	35	50	—	%	Configuration listed in footnote. <sup>[11]</sup> Load is 5 mA. SMP trip voltage is set to 3.25 V.
$E_2$	Efficiency	—	—	—		
$f_{\text{PUMP}}$	Switching frequency	—	1.3	—	MHz	
$D_{\text{C}_{\text{PUMP}}}$	Switching duty cycle	—	50	—	%	

**Note**

11.  $L_1 = 2\ \text{mH}$  inductor,  $C_1 = 10\ \text{mF}$  capacitor,  $D_1 = \text{Schottky diode}$ . See [Figure 10](#)

**Table 23. 3.3-V DC Analog Reference Specifications**

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Typ	Max	Units
0b000	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.170	V <sub>DD</sub> /2 + 1.288	V <sub>DD</sub> /2 + 1.376	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.098	V <sub>DD</sub> /2 + 0.003	V <sub>DD</sub> /2 + 0.097	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 - Bandgap	V <sub>DD</sub> /2 - 1.386	V <sub>DD</sub> /2 - 1.287	V <sub>DD</sub> /2 - 1.169	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.210	V <sub>DD</sub> /2 + 1.290	V <sub>DD</sub> /2 + 1.355	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.055	V <sub>DD</sub> /2 + 0.001	V <sub>DD</sub> /2 + 0.054	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 - Bandgap	V <sub>DD</sub> /2 - 1.359	V <sub>DD</sub> /2 - 1.292	V <sub>DD</sub> /2 - 1.214	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.198	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.368	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.041	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.04	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 - Bandgap	V <sub>DD</sub> /2 - 1.362	V <sub>DD</sub> /2 - 1.295	V <sub>DD</sub> /2 - 1.220	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.202	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.364	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.033	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.030	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 - Bandgap	V <sub>DD</sub> /2 - 1.364	V <sub>DD</sub> /2 - 1.297	V <sub>DD</sub> /2 - 1.222	V
0b001	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.072	P2[4] + P2[6] - 0.017	P2[4] + P2[6] + 0.041	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] - P2[6] - 0.029	P2[4] - P2[6] + 0.010	P2[4] - P2[6] + 0.048	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.066	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.043	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] - P2[6] - 0.024	P2[4] - P2[6] + 0.004	P2[4] - P2[6] + 0.034	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.073	P2[4] + P2[6] - 0.007	P2[4] + P2[6] + 0.053	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] - P2[6] - 0.028	P2[4] - P2[6] + 0.002	P2[4] - P2[6] + 0.033	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.073	P2[4] + P2[6] - 0.006	P2[4] + P2[6] + 0.056	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]-P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] - P2[6] - 0.030	P2[4] - P2[6]	P2[4] - P2[6] + 0.032	V
0b010	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.102	V <sub>DD</sub> - 0.003	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.040	V <sub>DD</sub> /2 + 0.001	V <sub>DD</sub> /2 + 0.039	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.020	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.082	V <sub>DD</sub> - 0.002	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.031	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.028	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.015	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.083	V <sub>DD</sub> - 0.002	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.032	V <sub>DD</sub> /2 - 0.001	V <sub>DD</sub> /2 + 0.029	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.014	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> - 0.081	V <sub>DD</sub> - 0.002	V <sub>DD</sub>	V
		V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 - 0.033	V <sub>DD</sub> /2 - 0.001	V <sub>DD</sub> /2 + 0.029	V
		V <sub>REFLO</sub>	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.013	V
0b011	All power settings Not allowed at 3.3 V	-	-	-	-	-	-	-

**Table 29. 5-V and 3.3-V AC Chip-Level Specifications** (continued)

Symbol	Description	Min	Typ	Max	Units	Notes
DC24M	24 MHz duty cycle	40	50	60	%	
DC <sub>ILO</sub>	ILO duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	–	50	–	kHz	
Fout48M	48 MHz output frequency	46.8	48.0	49.2 <sup>[24, 25]</sup>	MHz	Trimmed. Using factory trim values.
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	–	–	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	–	–	250	V/ms	V <sub>DD</sub> slew rate during power-up.
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	–	16	100	ms	Power-up from 0 V. See the System Resets section of the <a href="#">PSoC Technical Reference Manual</a> .
t <sub>jit IMO</sub> <sup>[26]</sup>	24 MHz IMO cycle-to-cycle jitter (RMS)	–	200	700	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	–	300	900	ps	
	24 MHz IMO period jitter (RMS)	–	100	400	ps	
t <sub>jit PLL</sub> <sup>[26]</sup>	24 MHz IMO cycle-to-cycle jitter (RMS)	–	200	800	ps	N = 32
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	–	300	1200	ps	
	24 MHz IMO period jitter (RMS)	–	100	700	ps	

**Notes**

 24. 4.75 V < V<sub>DD</sub> < 5.25 V.


 25. 3.0 V < V<sub>DD</sub> < 3.6 V. See application note [Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012](#) for information on trimming for operation at 3.3 V.

 26. Refer to Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.


**Table 35. 2.7-V AC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units
$t_{ROA}$	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	—	—	3.92 0.72	$\mu s$ $\mu s$
$t_{SOA}$	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	—	—	5.41 0.72	$\mu s$ $\mu s$
$SR_{ROA}$	Rising slew rate (20% to 80%) (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.31 2.7	—	—	V/ $\mu s$ V/ $\mu s$
$SR_{FOA}$	Falling slew rate (20% to 80%) (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.24 1.8	—	—	V/ $\mu s$ V/ $\mu s$
$BW_{OA}$	Gain bandwidth product Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.67 2.8	—	—	MHz MHz
$E_{NOA}$	Noise at 1 kHz (Power = medium, Opamp bias = high)	—	100	—	nV/ $\sqrt{Hz}$

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 K resistance and the external capacitor.

**Figure 14. Typical AGND Noise with P2[4] Bypass**


At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry.  
At high frequencies, increased power level reduces the noise spectrum level.


**Figure 15. Typical Opamp Noise**


#### AC Low Power Comparator Specifications


Table 36 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 36. AC Low Power Comparator Specifications**


Symbol	Description	Min	Typ	Max	Units	Notes
$t_{RLPC}$	LPC response time	—	—	50	μs	$\geq 50$ mV overdrive comparator reference set within $V_{REFLPC}$

**Figure 24. 28-Pin (300-Mil) Molded SOIC**


51-85026 \*H

**Figure 25. 32-Pin Sawn QFN Package**


**Important Note** For information on the preferred dimensions for mounting QFN packages, see the application note, *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at <http://www.amkor.com>.

**Figure 26. 56-Pin (300-Mil) SSOP**


## Document History Page (continued)

**Document Title:** CY8C24123A/CY8C24223A/CY8C24423A, PSoC® Programmable System-on-Chip  
**Document Number:** 38-12028

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*L	2897881	MAXK / NJF	03/23/2010	Add “More Information” on page 2. Update unit in <a href="#">Table 10-28</a> and <a href="#">Table 38</a> of SPIS Maximum Input Clock Frequency from ns to MHz. Update revision of package diagrams for 8 PDIP, 8 SOIC, 20 PDIP, 20 SSOP, 20 SOIC, 28 PDIP, 28 SSOP, 28 SOIC, 32 QFN. Updated Cypress website links. Removed reference to PSoC Designer 4.4. Updated 56-Pin SSOP definitions and diagram. Added $T_{BAKETEMP}$ and $T_{BAKETIME}$ parameters in <a href="#">Absolute Maximum Ratings</a> . Updated <a href="#">5-V DC Analog Reference Specifications</a> table. Updated Note in <a href="#">Packaging Information</a> . Added Note 29. Updated <a href="#">Solder Reflow Specifications</a> table. Removed Third Party Tools and Build a PSoC Emulator into your Board. Removed inactive parts from <a href="#">Ordering Information</a> . Update trademark info. and <a href="#">Sales, Solutions, and Legal Information</a> .
*M	2942375	VMAD	06/02/2010	Updated content to match current style guide and datasheet template. No technical updates.
*N	3032514	NJF	09/17/10	Added PSoC Device Characteristics table. Added DC I <sup>2</sup> C Specifications table. Added $F_{32K\mu}$ max limit. Added $T_{jitter\_IMO}$ specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.
*O	3098766	YJI	12/01/2010	Sunset review; no content update
*P	3351721	YJI	08/31/2011	Full annual review of document. No changes are required.
*Q	3367463	BTK / GIR	09/22/2011	Updated text under <a href="#">DC Analog Reference Specifications on page 28</a> . Removed package diagram spec 51-85188 as there is no active MPN using this outline drawing. The text “Pin must be left floating” is included under Description of NC pin in <a href="#">Table 5 on page 13</a> and <a href="#">Table 6 on page 14</a> . Updated <a href="#">Table 50 on page 57</a> to give more clarity. Removed Footnote #35.
*R	3598291	LURE / XZNG	04/24/2012	Changed the PWM description string from “8- to 32-bit” to “8- and 16-bit”.
*S	3991993	PMAD	05/08/2013	Updated <a href="#">Packaging Information</a> : spec 51-85066 – Changed revision from *E to *F. spec 51-85014 – Changed revision from *F to *G. spec 51-85026 – Changed revision from *F to *G. spec 001-30999 – Changed revision from *C to *D. spec 51-85062 – Changed revision from *E to *F. Updated <a href="#">Reference Documents</a> (Removed 001-17397 spec, 001-14503 spec related information). Added <a href="#">Errata</a> .

## Document History Page (continued)

**Document Title:** CY8C24123A/CY8C24223A/CY8C24423A, PSoC® Programmable System-on-Chip  
**Document Number:** 38-12028

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*T	4066332	PMAD	07/17/2013	<p>Added Errata Footnotes (Note 1, 19).</p> <p>Updated <a href="#">PSoC Functional Overview</a>:            Updated <a href="#">PSoC Core</a>:            Added Note 1 and referred the same note in 4th paragraph in PSoC Core.</p> <p>Updated <a href="#">Electrical Specifications</a>:            Updated <a href="#">AC Electrical Characteristics</a>:            Updated <a href="#">AC Chip-Level Specifications</a>:            Added Note 19 and referred the same note in <math>F_{IMO24}</math> parameter.            Updated minimum and maximum values of <math>F_{IMO24}</math> parameter.            Updated <a href="#">AC Digital Block Specifications</a>:            Replaced all instances of maximum value “49.2” with “50.4” and “24.6” with “25.2” in <a href="#">Table 37</a>.</p> <p>Updated in new template.</p>
*U	4479672	RJVB	08/20/2014	<p>Updated <a href="#">Packaging Information</a>:            Updated <a href="#">Packaging Dimensions</a>:            spec 51-85011 – Changed revision from *C to *D.            spec 51-85024 – Changed revision from *E to *F.            spec 51-85026 – Changed revision from *G to *H.</p> <p>Updated <a href="#">Errata</a>:            Updated <a href="#">CY8C24123A Errata Summary</a>:            Updated details in “Fix Status” column in the table.            Updated details in “Fix Status” bulleted point below the table.</p> <p>Completing Sunset Review.</p>
*V	4622083	RKRM	01/13/2015	Added <a href="#">More Information</a> section.