

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 10x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-UFQFN Exposed Pad
Supplier Device Package	32-QFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24423a-24ltxit



# Contents

PSoC Functional Overview	3
PSoC Core	3
Digital System	3
Analog System	4
Additional System Resources	5
PSoC Device Characteristics	
Getting Started	6
Application Notes	6
Development Kits	6
Training	
CYPros Consultants	6
Solutions Library	
Technical Support	
Development Tools	
PSoC Designer Software Subsystems	
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	
Organize and Connect	
Generate, Verify, and Debug	8
Pinouts	
8-Pin Part Pinout	
20-Pin Part Pinout	
28-Pin Part Pinout	
32-Pin Part Pinout	
56-Pin Part Pinout	_
Register Reference	
Register Conventions	
Register Mapping Tables	
Electrical Specifications	
Absolute Maximum Ratings	
Operating Temperature	
DC Electrical Characteristics	18

AC Electrical Characteristics	36
Packaging Information	50
Packaging Dimensions	50
Thermal Impedances	
Capacitance on Crystal Pins	56
Solder Reflow Specifications	56
Development Tool Selection	57
Software	
Development Kits	
Evaluation Tools	57
Device Programmers	58
Accessories (Emulation and Programming) .	58
Ordering Information	
Ordering Code Definitions	59
Acronyms	60
Acronyms Used	60
Reference Documents	
Document Conventions	61
Units of Measure	61
Numeric Conventions	61
Glossary	61
Errata	66
Part Numbers Affected	66
CY8C24123A Qualification Status	66
CY8C24123A Errata Summary	66
Document History Page	67
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	70
Products	
PSoC® Solutions	
Cypress Developer Community	70
Technical Support	70



# **Development Tools**

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
  - ☐ Hardware and software I<sup>2</sup>C slaves and masters
  - □ Full-speed USB 2.0
  - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

# **PSoC Designer Software Subsystems**

#### Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

#### Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

**Assemblers**. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compilers**. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

#### Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

### Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

#### In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.




# 28-Pin Part Pinout

Table 4. 28-Pin PDIP, SSOP, and SOIC

Pin	Ту	pe	Pin	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	I	P0[1]	Analog column mux input
5	I/O		P2[7]	
6	I/O		P2[5]	
7	I/O	I	P2[3]	Direct switched capacitor block input
8	I/O	I	P2[1]	Direct switched capacitor block input
9	Po	wer	SMP	SMP connection to external components required
10	I/O		P1[7]	I <sup>2</sup> C SCL
11	I/O		P1[5]	I <sup>2</sup> C SDA
12	I/O		P1[3]	
13	I/O		P1[1]	XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[6]</sup>
14	Po	wer	$V_{SS}$	Ground connection.
15	I/O		P1[0]	XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[6]</sup>
16	I/O		P1[2]	
17	I/O		P1[4]	Optional EXTCLK
18	I/O		P1[6]	
19	Inp	out	XRES	Active high external reset with internal pull-down
20	I/O	I	P2[0]	Direct switched capacitor block input
21	I/O	I	P2[2]	Direct switched capacitor block input
22	I/O		P2[4]	External analog ground (AGND)
23	I/O		P2[6]	External voltage reference (V <sub>REF</sub> )
24	1/0	I	P0[0]	Analog column mux input
25	I/O	I	P0[2]	Analog column mux input
26	I/O	I	P0[4]	Analog column mux input
27	I/O	I	P0[6]	Analog column mux input
28	Po	wer	$V_{DD}$	Supply voltage

Figure 6. CY8C24423A 28-Pin PSoC Device



**Not for Production** 

LEGEND : A = Analog, I = Input, and O = Output.

## Note

<sup>6.</sup> These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.




# 32-Pin Part Pinout

Table 5. 32-Pin QFN<sup>[7]</sup>

Table 3. 32-Fill Qi N								
Pin No.	Ty Digital	pe Analog	Pin Name	Description				
1	I/O	Allalog	P2[7]					
2	I/O		P2[5]					
3	I/O	ı	P2[3]	Direct switched capacitor block input				
4	1/0	ı	P2[1]	Direct switched capacitor block input				
5	_	wer		Ground connection				
6		wer	V <sub>SS</sub>	SMP connection to external components				
0	FU	wei	0	required				
7	I/O		P1[7]	I <sup>2</sup> C SCL				
8	I/O		P1[5]	I <sup>2</sup> C SDA				
9			NC	No connection. Pin must be left floating				
10	I/O		P1[3]					
11	I/O		P1[1]	XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[8]</sup>				
12	Po	wer	$V_{SS}$	Ground Connection				
13	I/O		P1[0]	XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[8]</sup>				
14	I/O		P1[2]					
15	I/O		P1[4]	Optional EXTCLK				
16			NC	No connection. Pin must be left floating				
17	I/O		P1[6]					
18	In	put	XRES	Active high external reset with internal pull-down				
19	I/O	I	P2[0]	Direct switched capacitor block input				
20	I/O	I	P2[2]	Direct switched capacitor block input				
21	I/O		P2[4]	External AGND				
22	I/O		P2[6]	External V <sub>REF</sub>				
23	I/O	I	P0[0]	Analog column mux input				
24	I/O	I	P0[2]	Analog column mux input				
25			NC	No connection. Pin must be left floating				
26	I/O	I	P0[4]	Analog column mux input				
27	I/O	I	P0[6]	Analog column mux input				
28	Po	wer	$V_{DD}$	Supply voltage				
29	I/O	I	P0[7]	Analog column mux input				
30	I/O	I/O	P0[5]	Analog column mux input and column output				
31	I/O	I/O	P0[3]	Analog column mux input and column output				
32	I/O	I	P0[1]	Analog column mux input				

Figure 7. CY8C24423A 32-Pin PSoC Device



**LEGEND**: A = Analog, I = Input, and O = Output.

The center pad on the QFN package must be connected to ground (V<sub>SS</sub>) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.



# **56-Pin Part Pinout**


The 56-pin SSOP part is for the CY8C24000A On-Chip Debug (OCD) PSoC device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

Table 6. 56-Pin SSOP OCD

Table 6	56-Pin	SSOP	CD					
Pin No.	Ту	ре	Pin	Description				
PIN NO.	Digital	Analog	Name	Description				
1			NC	No connection. Pin must be left floating				
2	I/O	I	P0[7]	Analog column mux input				
3	I/O	I	P0[5]	Analog column mux input and column output				
4	I/O	ı	P0[3]	Analog column mux input and column output				
5	I/O	ı	P0[1]	Analog column mux input				
6	I/O		P2[7]					
7	I/O		P2[5]					
8	I/O	I	P2[3]	Direct switched capacitor block input				
9	I/O	I	P2[1]	Direct switched capacitor block input				
10			NC	No connection. Pin must be left floating				
11			NC	No connection. Pin must be left floating				
12			NC	No connection. Pin must be left floating				
13	0.05	_	NC	No connection. Pin must be left floating				
14	OCD		OCDE	OCD even data I/O				
15	OCD		OCDO	OCD odd data output				
16	Po	wer	SMP	SMP connection to required external components				
17			NC	No connection. Pin must be left floating				
18			NC	No connection. Pin must be left floating				
19			NC	No connection. Pin must be left floating				
20			NC	No connection. Pin must be left floating				
21			NC	No connection. Pin must be left floating				
22	1/0	1	NC	No connection. Pin must be left floating				
23	I/O I/O		P1[7]	I I <sup>2</sup> C SDA				
24 25	1/0		P1[5] NC					
26	I/O	1	P1[3]	No connection. Pin must be left floating				
27	1/0		P1[1]	XTALin, I <sup>2</sup> C SCL, ISSP-SCLK <sup>[9]</sup>				
28		wer	V <sub>DD</sub>	Supply voltage				
29	10	WCI	NC	No connection. Pin must be left floating				
30			NC	No connection. Pin must be left floating				
31	I/O		P1[0]	XTALout, I <sup>2</sup> C SDA, ISSP-SDATA <sup>[9]</sup>				
32	1/0		P1[2]	ATTIEGUE, T. G. GETE, TOOL GETEIN				
33	1/0		P1[4]	Optional EXTCLK				
34	1/0		P1[6]					
35			NC	No connection. Pin must be left floating				
36			NC	No connection. Pin must be left floating				
37			NC	No connection. Pin must be left floating				
38			NC	No connection. Pin must be left floating				
39			NC	No connection. Pin must be left floating				
40			NC	No connection. Pin must be left floating				
41	In	out	XRES	Active high external reset with internal pull-down.				
42	OCD		HCLK	OCD high speed clock output.				
43	OCD		CCLK	OCD CPU clock output.				
44			NC	No connection. Pin must be left floating				
45			NC	No connection. Pin must be left floating				
46			NC	No connection. Pin must be left floating				
47			NC	No connection. Pin must be left floating				
48	I/O	ı	P2[0]	Direct switched capacitor block input.				
49	I/O	ı	P2[2]	Direct switched capacitor block input.				
50	I/O		P2[4]	External AGND.				
51	I/O		P2[6]	External V <sub>REF</sub> .				
52	I/O	I	P0[0]	Analog column mux input.				
53	I/O	I	P0[2]	Analog column mux input and column output.				
54	I/O	I	P0[4]	Analog column mux input and column output.				
55	I/O	l	P0[6]	Analog column mux input.				
56	Po	wer	$V_{DD}$	Supply voltage.				

Figure 8. CY8C24000A 56-Pin PSoC Device



**LEGEND**: A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.

#### Note

<sup>9.</sup> These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.



Table 0-1. Register Map Bank 1 Table: Configuration Space

	Register Mar										
Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84 85	RW		C4 C5	ļ
PRT1DM1	05	RW		45		ASD11CR1		RW			ļ
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6 C7	ļ
PRT1IC1 PRT2DM0	07 08	RW RW		47		ASD11CR3	87 88	RW			ļ
PRT2DM1	09	RW		48		<b> </b>	89			C8 C9	
PRT2IC0	0A	RW		49 4A		<b> </b>	8A			CA	
PRT2IC0 PRT2IC1	0B	RW		4A 4B	<b>——</b>		8B	<b>——</b>		СВ	
FRIZICI	0C	ICAA		4C			8C	<b>——</b>		CC	$\vdash$
	0D			4D			8D	<b>——</b>		CD	$\vdash$
	0E			4E			8E	<b>——</b>		CE	$\vdash$
	0F			4F		<b> </b>	8F			CF	
	10			50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
	11			51		ASD20CR0 ASD20CR1	91	RW	GDI_O_IN	D1	RW
							92	RW		D2	RW
	12			52	ļ	ASD20CR2	92		GDI_O_OU		
	13			53		ASD20CR3		RW	GDI_E_OU	D3	RW
	14			54 55	<b></b>	ASC21CR0	94 95	RW	<b></b>	D4	<b></b> _
	15					ASC21CR1		RW		D5	
	16			56		ASC21CR2	96	RW	<b></b>	D6	
	17			57		ASC21CR3	97	RW		D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
	1C			5C			9C		000 00 FN	DC	DW
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E		<u> </u>	9E		OSC_CR4	DE	RW
DDDOOEN	1F	DV4/	OLIK ODO	5F	DW		9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN DBB00OU	21	RW	CLK_CR1	61 62	RW		A1		OSC_CR1	E1	RW RW
DBB0000		RW	ABF_CR0	63	RW		A2		OSC_CR2	E2	
DDDO4EN	23	DV4/	AMD_CR0		RW		A3		VLT_CR	E3	RW
DBB01FN DBB01IN	24	RW		64 65			A4		VLT_CMP	E4 E5	R
	25	RW RW	AMD CD4		DW		A5				ļ
DBB01OU	26 27	KVV	AMD_CR1 ALT_CR0	66 67	RW RW		A6 A7			E6 E7	ļ
DCB02FN	28	D\A/	ALI_CRU		KVV				IMO TD	E8	W
DCB02FN DCB02IN	29	RW RW		68 69			A8 A9		IMO_TR ILO TR	E9	W
DCB02IN DCB02OU	29 2A	RW		6A			AA		BDG_TR	EA	RW
DCB0200	2B	KVV		6B			AB		ECO_TR	EB	W
DCD02EN		D\A/		6C					ECO_IR		VV
DCB03FN DCB03IN	2C 2D	RW RW		6D	ļ	<b></b>	AC AD		<b></b>	EC ED	
DCB03IN	2E	RW		6E	<b></b>	<u> </u>	AE	<b>  </b>	<u> </u>	EE	
DCB03OO	2F	LZAA		6F		<b></b>	AF	-	1	EF	
	30		A CDOOCD2	70	DW	RDI0RI	B0	DW		F0	
	31		ACB00CR3		RW RW	RDIOSYN	B1	RW RW	<u> </u>	F0 F1	
	32		ACB00CR0 ACB00CR1	71 72	RW	RDIOSYN	B1	RW	<u> </u>	F1 F2	
	33		ACB00CR1	73	RW	RDI0LT0	B3	RW	1	F3	
	34		ACB00CR2 ACB01CR3	74	RW	RDI0LT0	B3	RW	1	F4	
	35		ACB01CR3	75	RW	RDI0L11	B5	RW	<u> </u>	F4	
	36		ACB01CR0	75 76	RW	RDI0RO0	B6	RW	ļ	F6	
	37		ACBUTCRT ACBUTCRT	77	RW	NDIONOT	B7	1////	CPU F	F7	RL
	38		ACBUICK2	78	LAA	<u> </u>	B8	<b> </b>	OFU_F	F8	ΓL
	39			78 79	<b></b>	<u> </u>	B8	<b>  </b>	<u> </u>	F8 F9	
				79 7A		<u> </u>	BA BA	<b></b>	<u> </u>	FA FA	
	3A 3B			7A 7B	ļ	<b></b>	BB BB		<b></b>	FB FB	
				7B 7C		<b> </b>	BC		<b> </b>	FC	
	3C					<u> </u>		<b></b>	<u> </u>		
	3D	1		7D	ł	1	BD	1	1	FD	L
	25			70	, ,	,	DE		CDIT CCD4	LEE .	
	3E 3F			7E 7F			BE BF		CPU_SCR1 CPU_SCR0	FE FF	#

Blank fields are Reserved and must not be accessed.

# Access is bit specific.



Table 16. 2.7-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	1.65 1.32 –	10 8 -	mV mV mV	Power = high, Opamp bias = high setting is not allowed for 2.7 V V <sub>DD</sub> operation.
TCV <sub>OSOA</sub>	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input leakage current (port 0 analog pins)	_	20	_	pА	Gross tested to 1 μA
C <sub>INOA</sub>	Input capacitance (port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V <sub>СМОА</sub>	Common mode voltage range	0.2	-	V <sub>DD</sub> – 0.2	٧	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80	1 1	- - -	dB dB dB	Specification is applicable at low Opamp bias. For high Opamp bias mode, (except high power, high Opamp bias), minimum is 60 dB.
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.2	_ _ _	- - -	V V	Power = high, Opamp bias = high setting is not allowed for 2.7 V V <sub>DD</sub> operation.
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	- - -	- - -	0.2 0.2 0.2	V V	Power = high, Opamp bias = high setting is not allowed for 2.7 V V <sub>DD</sub> operation.
Isoa	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400	200 400 800 1600 3200	ДА ДА ДА ДА ДА	Power = high, Opamp bias = high setting is not allowed for 2.7 V V <sub>DD</sub> operation.
PSRR <sub>OA</sub>	Supply voltage rejection ratio	64	80	_	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \ V) \le V_{IN} \le V_{DD}$

# DC Low Power Comparator Specifications

Table 17 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 17. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>REFLPC</sub>	Low power comparator (LPC) reference voltage range	0.2	1	V <sub>DD</sub> – 1	V	
I <sub>SLPC</sub>	LPC supply current	ı	10	40	μA	
V <sub>OSLPC</sub>	LPC voltage offset	_	2.5	30	mV	

Document Number: 38-12028 Rev. \*V Page 23 of 71



Table 24. 2.7-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b000	All power settings Not allowed at 2.7 V	-	_	_	_	_	-	_
0b001	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.739	P2[4] + P2[6] – 0.016	P2[4] + P2[6] + 0.759	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 1.675	P2[4]-P2[6]+ 0.013	P2[4]-P2[6]+ 1.825	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.098	P2[4] + P2[6] – 0.011	P2[4] + P2[6] + 0.067	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.308	P2[4]-P2[6]+ 0.004	P2[4] – P2[6] + 0.362	V
	RefPower = low Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.042	P2[4] + P2[6] – 0.005	P2[4] + P2[6] + 0.035	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.030	P2[4] – P2[6]	P2[4]-P2[6]+ 0.030	V
	RefPower = low Opamp bias = low	$V_{REFHI}$	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.367	P2[4] + P2[6] – 0.005	P2[4] + P2[6] + 0.308	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		$V_{REFLO}$	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.345	P2[4] – P2[6]	P2[4]-P2[6]+ 0.301	V
0b010	RefPower = high	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.100	$V_{DD} - 0.003$	$V_{DD}$	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.038	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.036	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.005	V <sub>SS</sub> + 0.016	V
	RefPower = high	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.065	$V_{DD} - 0.002$	$V_{DD}$	V
	Opamp bias = Tow	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.025	V <sub>DD</sub> /2	V <sub>DD</sub> /2 + 0.023	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.003	V <sub>SS</sub> + 0.012	V
	RefPower = medium Opamp bias = high	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.054	V <sub>DD</sub> – 0.002	$V_{DD}$	V
	Opamp blas – mgn	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.024			V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.002	V <sub>SS</sub> + 0.012	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub>	V <sub>DD</sub> – 0.042	V <sub>DD</sub> – 0.002	$V_{DD}$	V
	Opamp blas – low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.027		V <sub>DD</sub> /2 + 0.022	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.001	V <sub>SS</sub> + 0.010	V
	RefPower = low	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.042	V <sub>DD</sub> – 0.002	$V_{DD}$	V
	Opamp bias = high	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.028	V <sub>DD</sub> /2 – 0.001	V <sub>DD</sub> /2 + 0.023	V
		$V_{REFLO}$	Ref Low	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub> + 0.001	V <sub>SS</sub> + 0.010	V
	RefPower = low	$V_{REFHI}$	Ref High	$V_{DD}$	V <sub>DD</sub> – 0.036	V <sub>DD</sub> – 0.002	$V_{DD}$	V
	Opamp bias = low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.184	V <sub>DD</sub> /2 – 0.001	V <sub>DD</sub> /2 + 0.159	V
		V <sub>REFLO</sub>	Ref Low	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub> + 0.001	V <sub>SS</sub> + 0.009	V



# DC POR, SMP, and LVD Specifications

Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT\_CR register. See the PSoC Programmable Sytem-on-Chip Technical Reference Manual for more information on the VLT\_CR register.

Table 26. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	V <sub>DD</sub> value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	-	2.36 2.82 4.55	2.40 2.95 4.70	V V V	V <sub>DD</sub> must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V <sub>DD</sub> value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 <sup>[12]</sup> 2.99 <sup>[13]</sup> 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V V	
VPUMP0 VPUMP1 VPUMP2 VPUMP3 VPUMP4 VPUMP5 VPUMP6 VPUMP7	V <sub>DD</sub> value for SMP trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.50 2.96 3.03 3.18 4.54 4.62 4.71 4.89	2.55 3.02 3.10 3.25 4.64 4.73 4.82 5.00	2.62 <sup>[14]</sup> 3.09 3.16 3.32 <sup>[15]</sup> 4.74 4.83 4.92 5.12	\ \ \ \ \ \ \	

<sup>12.</sup> Always greater than 50 mV above  $V_{\rm PPOR}$  (PORLEV=00) for falling supply. 13. Always greater than 50 mV above  $V_{\rm PPOR}$  (PORLEV=01) for falling supply. 14. Always greater than 50 mV above  $V_{\rm LVD0}$ . 15. Always greater than 50 mV above  $V_{\rm LVD3}$ .



# **AC Electrical Characteristics**

### AC Chip-Level Specifications

These tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40\,^{\circ}\text{C} \le T_A \le 85\,^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40\,^{\circ}\text{C} \le T_A \le 85\,^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40\,^{\circ}\text{C} \le T_A \le 85\,^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 29. 5-V and 3.3-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub> <sup>[19]</sup>	Internal main oscillator (IMO) frequency for 24 MHz	22.8	24	25.2 <sup>[20,21]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 8 on page 18. SLIMO mode = 0.
F <sub>IMO6</sub>	IMO frequency for 6 MHz	5.5	6	6.5 <sup>[20,21]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 8 on page 18. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU frequency (5 V nominal)	0.937	24	24.6 <sup>[20]</sup>	MHz	SLIMO mode = 0.
F <sub>CPU2</sub>	CPU frequency (3.3 V nominal)	0.937	12	12.3 <sup>[21]</sup>	MHz	SLIMO mode = 0.
F <sub>48M</sub>	Digital PSoC block frequency	0	48	49.2 <sup>[20,22]</sup>	MHz	Refer to the AC Digital Block Specifications.
F <sub>24M</sub>	Digital PSoC block frequency	0	24	24.6 <sup>[22]</sup>	MHz	
F <sub>32K1</sub>	ILO frequency	15	32	64	kHz	
F <sub>32K2</sub>	External crystal oscillator	-	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>32K_U</sub>	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this
F <sub>PLL</sub>	PLL frequency	_	23.986	-	MHz	Is a multiple (x732) of crystal frequency.
T <sub>PLLSLEW</sub>	PLL lock time	0.5	_	10	ms	
T <sub>PLLSLEWSLOW</sub>	PLL lock time for low gain setting	0.5	_	50	ms	
T <sub>OS</sub>	External crystal oscillator startup to 1%	_	1700	2620	ms	
T <sub>OSACC</sub>	External crystal oscillator startup to 100 ppm	_	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the $T_{OSACC}$ period. Correct operation assumes a properly loaded 1 $\mu$ W maximum drive level 32.768 kHz crystal. 3.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, $-40$ °C $\leq$ T <sub>A</sub> $\leq$ 85 °C.
t <sub>XRST</sub>	External reset pulse width	10	-	_	μS	

<sup>19.</sup> Errata: When the device is operated within 0 °C to 70 °C, the frequency tolerance is reduced to ±2.5%, but if operated at extreme temperature (below 0 °C or above 70 °C), frequency tolerance deviates from ±2.5% to ±5%. For more information, see "Errata" on page 67.

20. 4.75 V < V<sub>DD</sub> < 5.25 V.

21. 3.0 V < V<sub>DD</sub> < 3.6 V. See application note Adjusting PSoC® Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V.

<sup>22.</sup> See the individual user module datasheets for information on maximum frequencies for user modules.

<sup>23.</sup> Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



Figure 11. PLL Lock Timing Diagram




Figure 12. PLL Lock for Low Gain Setting Timing Diagram





Figure 13. External Crystal Oscillator Startup Timing Diagram





# AC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog continuous time PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V and 2.7 V.

Table 33. 5-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	_ _ _	3.9 0.72 0.62	μs μs μs
t <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	= =	_ _ _	5.9 0.92 0.72	μs μs μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%) (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	0.15 1.7 6.5	- - -	- - -	V/µs V/µs V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%) (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	0.01 0.5 4.0	- - -	- - -	V/µs V/µs V/µs
BW <sub>OA</sub>	Gain bandwidth product Power = low, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = high	0.75 3.1 5.4	- - -	- - -	MHz MHz MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	-	nV/rt-Hz

Table 34. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	_ _		3.92 0.72	μs μs
t <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	_ _	_ _	5.41 0.72	μs μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%) (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.31 2.7		_ _	V/µs V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%) (10 pF load, unity gain) Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.24 1.8		_ _	V/µs V/µs
BW <sub>OA</sub>	Gain bandwidth product Power = low, Opamp bias = low Power = medium, Opamp bias = high	0.67 2.8		_ _	MHz MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	_	nV/rt-Hz



# AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 37. 5-V and 3.3-V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency					
	V <sub>DD</sub> ≥ 4.75 V	_	_	50.4	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	25.2	MHz	
Timer	Input clock frequency	I	1	I		
	No capture, V <sub>DD</sub> ≥ 4.75 V	_	_	50.4	MHz	
	No capture, V <sub>DD</sub> < 4.75 V	_	_	25.2	MHz	
	With capture	_	_	25.2	MHz	
	Capture pulse width	50 <sup>[30]</sup>	_	_	ns	
Counter	Input clock frequency	I	1	I		
	No enable input, V <sub>DD</sub> ≥ 4.75 V	_	_	50.4	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	-	_	25.2	MHz	
	With enable input	_	_	25.2	MHz	
	Enable input pulse width	50 <sup>[30]</sup>	_	_	ns	
Dead Band	Kill pulse width	I		I	1	
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	50 <sup>[30]</sup>	_	_	ns	
	Disable mode	50 <sup>[30]</sup>	_	_	ns	
	Input clock frequency					
	V <sub>DD</sub> ≥ 4.75 V	_	_	50.4	MHz	
	V <sub>DD</sub> < 4.75 V	-	_	25.2	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	V <sub>DD</sub> ≥ 4.75 V	_	_	50.4	MHz	
Wode)	V <sub>DD</sub> < 4.75 V	-	_	25.2	MHz	
CRCPRS (CRC Mode)	Input clock frequency	_	-	25.2	MHz	
SPIM	Input clock frequency	_	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	_	_	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 <sup>[30]</sup>	_	-	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	V <sub>DD</sub> ≥ 4.75 V, 2 stop bits	_	_	50.4	MHz	divided by 8.
	V <sub>DD</sub> ≥ 4.75 V, 1 stop bit	_	_	25.2	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	25.2	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8.
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	50.4	MHz	
	V <sub>DD</sub> ≥ 4.75 V, 1 stop bit	_	_	25.2	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	25.2	MHz	1

#### Note

30.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



Table 41. 2.7-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high		_ _	4 4	μs μs
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	_ _	_ _	3 3	μs μs
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.4 0.4	_ _	<u>-</u> -	V/µs V/µs
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.4 0.4	_ _	_ _ _	V/µs V/µs
BW <sub>OB</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3dB BW, 100 pF load Power = low Power = high	0.6 0.6	_ _	_ _ _	MHz MHz
BW <sub>OB</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3dB BW, 100 pF load Power = low Power = high	180 180	_ _	<u>-</u> -	kHz kHz

# AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 42. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency	0.093	_	24.6	MHz
_	High period	20.6	_	5300	ns
_	Low period	20.6	_	_	ns
_	Power-up IMO to switch	150	_	_	μS

# Table 43. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1 <sup>[32]</sup>	0.093	_	12.3	MHz
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater <sup>[33]</sup>	0.186	_	24.6	MHz
_	High period with CPU clock divide by 1	41.7	_	5300	ns
_	Low period with CPU clock divide by 1	41.7	_	-	ns
_	Power-up IMO to switch	150	ı	ı	μS

### Notes

Document Number: 38-12028 Rev. \*V Page 48 of 71

<sup>32.</sup> Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

<sup>33.</sup> If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met



# AC I<sup>2</sup>C Specifications


The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 46. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for  $V_{DD}$  > 3.0 V

Symbol	Deparintion	Standar	d-Mode	Fast-	Units	
Symbol	Description	Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>HDSTAI2C</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated	4.0	_	0.6	-	μs
t <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	-	1.3	-	μs
t <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	_	0.6	_	μs
t <sub>SUSTAI2C</sub>	Setup time for a repeated start condition	4.7	_	0.6	_	μs
t <sub>HDDATI2C</sub>	Data hold time	0	_	0	_	μs
t <sub>SUDATI2C</sub>	Data setup time	250	_	100 <sup>[37]</sup>	_	ns
t <sub>SUSTOI2C</sub>	Setup time for stop condition	4.0	-	0.6	-	μs
t <sub>BUFI2C</sub>	Bus free time between a stop and start condition	4.7	_	1.3	_	μs
t <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter	_	_	0	50	ns

Table 47. AC Characteristics of the  $I^2C$  SDA and SCL Pins for  $V_{DD}$  < 3.0 V (Fast Mode Not Supported)

Cumbal	Description	Standard	I-Mode	Fast-	llmita	
Symbol	Description	Min	Max	Min	Max	Units
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	-	_	kHz
t <sub>HDSTAI2C</sub>	Hold time (repeated) start condition. After this period, the first clock pulse is generated	4.0	-	-	_	μs
t <sub>LOWI2C</sub>	Low period of the SCL clock	4.7	_	-	_	μs
t <sub>HIGHI2C</sub>	High period of the SCL clock	4.0	_	-	_	μs
t <sub>SUSTAI2C</sub>	Setup time for a repeated start condition	4.7	_	-	_	μs
t <sub>HDDATI2C</sub>	Data hold time	0	_	-	_	μs
t <sub>SUDATI2C</sub>	Data setup time	250	_	-	_	ns
t <sub>SUSTOI2C</sub>	Setup time for stop condition	4.0	_	-	_	μs
t <sub>BUFI2C</sub>	Bus free time between a stop and start condition	4.7	_	-	_	μs
t <sub>SPI2C</sub>	Pulse width of spikes are suppressed by the input filter	_	_	_	_	ns



#### Note

Document Number: 38-12028 Rev. \*V

<sup>37.</sup> A fast-mode I<sup>2</sup>C-bus device can be used in a Standard-Mode I<sup>2</sup>C-bus system, but the requirement t<sub>SUDAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SUDAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.




# **Packaging Information**

This section illustrates the packaging specifications for the CY8C24x23A PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, see the emulator pod drawings at http://www.cypress.com/design/MR10161.

# **Packaging Dimensions**

Figure 17. 8-Pin (300-Mil) PDIP





# **Ordering Information**


The following table lists the CY8C24x23A PSoC device's key package features and ordering codes.

Table 52. CY8C24x23A PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
8-pin (300-mil) DIP	CY8C24123A-24PXI	4 K	256	No	–40 °C to +85 °C	4	6	6	4	2	No
8-pin (150-mil) SOIC	CY8C24123A-24SXI	4 K	256	No	–40 °C to +85 °C	4	6	6	4	2	No
8-pin (150-mil) SOIC (Tape and Reel)	CY8C24123A-24SXIT	4 K	256	No	–40 °C to +85 °C	4	6	6	4	2	No
20-pin (300-mil) DIP	CY8C24223A-24PXI	4 K	256	Yes	–40 °C to +85 °C	4	6	16	8	2	Yes
20-pin (210-mil) SSOP	CY8C24223A-24PVXI	4 K	256	Yes	–40 °C to +85 °C	4	6	16	8	2	Yes
20-pin (210-mil) SSOP (Tape and Reel)	CY8C24223A-24PVXIT	4 K	256	Yes	–40 °C to +85 °C	4	6	16	8	2	Yes
20-pin (300-mil) SOIC	CY8C24223A-24SXI	4 K	256	Yes	–40 °C to +85 °C	4	6	16	8	2	Yes
20-pin (300-mil) SOIC (Tape and Reel)	CY8C24223A-24SXIT	4 K	256	Yes	–40 °C to +85 °C	4	6	16	8	2	Yes
28-pin (300-mil) DIP	CY8C24423A-24PXI	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
28-pin (210-mil) SSOP	CY8C24423A-24PVXI	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
28-pin (210-mil) SSOP (Tape and Reel)	CY8C24423A-24PVXIT	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
28-pin (300-mil) SOIC	CY8C24423A-24SXI	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
28-pin (300-mil) SOIC (Tape and Reel)	CY8C24423A-24SXIT	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
32-pin (5 × 5 mm 1.00 max) Sawn QFN	CY8C24423A-24LTXI	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
32-pin (5 × 5 mm 1.00 max) Sawn QFN (Tape and Reel)	CY8C24423A-24LTXIT	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes
56-pin OCD SSOP	CY8C24000A-24PVXI <sup>[43]</sup>	4 K	256	Yes	–40 °C to +85 °C	4	6	24	10	2	Yes

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

# **Ordering Code Definitions**



#### Note

Document Number: 38-12028 Rev. \*V

<sup>43.</sup> This part may be used for in-circuit debugging. It is NOT available for production.



# Glossary (continued)

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device allowing users to store and retrieve data at a

high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains

unchanged until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code,

operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 $V_{DD}$  A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



# **Document History Page** (continued)

	Oocument Title: CY8C24123A/CY8C24223A/CY8C24423A, PSoC <sup>®</sup> Programmable System-on-Chip Oocument Number: 38-12028							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*[	2897881	MAXK / NJF	03/23/2010	Add "More Information" on page 2. Update unit in Table 10-28 and Table 38 of SPIS Maximum Input Clock Frequency from ns to MHz. Update revision of package diagrams for 8 PDIP, 8 SOIC, 20 PDIP, 20 SSOP, 20 SOIC, 28 PDIP, 28 SSOP, 28 SOIC, 32 QFN. Updated Cypress website links. Removed reference to PSoC Designer 4.4. Updated 56-Pin SSOP definitions and diagram. Added TBAKETIME parameters in Absolute Maximum Ratings. Updated 5-V DC Analog Reference Specifications table. Updated Note in Packaging Information. Added Note 29. Updated Solder Reflow Specifications table. Removed Third Party Tools and Build a PSoC Emulator into your Board. Removed inactive parts from Ordering Information. Update trademark info. and Sales, Solutions, and Legal Information.				
*M	2942375	VMAD	06/02/2010	Updated content to match current style guide and datasheet template. No technical updates.				
*N	3032514	NJF	09/17/10	Added PSoC Device Characteristics table. Added DC I <sup>2</sup> C Specifications table. Added F <sub>32K U</sub> max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Analog reference tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I <sup>2</sup> C Timing Diagram. They were updated for clearer understanding. Updated Figure 13 since the labelling for y-axis was incorrect. Template and styles update.				
*O	3098766	YJI	12/01/2010	Sunset review; no content update				
*P	3351721	YJI	08/31/2011	Full annual review of document. No changes are required.				
*Q	3367463	BTK / GIR	09/22/2011	Updated text under DC Analog Reference Specifications on page 28. Removed package diagram spec 51-85188 as there is no active MPN using this outline drawing.  The text "Pin must be left floating" is included under Description of NC pin in Table 5 on page 13 and Table 6 on page 14.  Updated Table 50 on page 57 to give more clarity.  Removed Footnote #35.				
*R	3598291	LURE / XZNG	04/24/2012	Changed the PWM description string from "8- to 32-bit" to "8- and 16-bit".				
*S	3991993	PMAD	05/08/2013	Updated Packaging Information: spec 51-85066 – Changed revision from *E to *F. spec 51-85014 – Changed revision from *F to *G. spec 51-85026 – Changed revision from *F to *G. spec 001-30999 – Changed revision from *C to *D. spec 51-85062 – Changed revision from *E to *F. Updated Reference Documents (Removed 001-17397 spec, 001-14503 spec related information). Added Errata.				



# Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

# PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

# **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

# **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-12028 Rev. \*V

Revised January 13, 2015

Page 71 of 71