

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	A/D 10x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24423a-24pxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



20-Pin Part Pinout

Table 3. 20-Pin PDIP, SSOP, and SOIC

Pin	in Type		Pin	Description			
No.	Digital	Analog	Name	Description			
1	I/O	I	P0[7]	Analog column mux input			
2	I/O	I/O	P0[5]	Analog column mux input and column output			
3	I/O	I/O	P0[3]	Analog column mux input and column output			
4	I/O	I	P0[1]	Analog column mux input			
5	Po	wer	SMP	SMP connection to external components required			
6	I/O		P1[7]	I ² C SCL			
7	I/O		P1[5]	I ² C SDA			
8	I/O		P1[3]				
9	I/O		P1[1]	XTALin, I ² C SCL, ISSP-SCLK ^[5]			
10	Po	wer	V _{SS}	Ground connection.			
11	I/O		P1[0]	XTALout, I ² C SDA, ISSP-SDATA ^[5]			
12	I/O		P1[2]				
13	I/O		P1[4]	Optional external clock input (EXTCLK)			
14	I/O		P1[6]				
15	Inj	put	XRES	Active high external reset with internal pull-down			
16	I/O	I	P0[0]	Analog column mux input			
17	I/O	I	P0[2]	Analog column mux input			
18	I/O	I	P0[4]	Analog column mux input			
19	I/O	I	P0[6]	Analog column mux input			
20	Po	wer	V _{DD}	Supply voltage			

Figure 5. CY8C24223A 20-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.

 Note

 5. These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.



32-Pin Part Pinout

Table 5. 32-Pin QFN^[7]

Pin No.	Туре		Pin	Description		
PIII NO.	Digital	Analog	Name	Description	l	
1	I/O		P2[7]			
2	I/O		P2[5]		1	
3	I/O	I	P2[3]	Direct switched capacitor block input	1	
4	I/O	1	P2[1]	Direct switched capacitor block input	1	
5	Po	wer	V _{SS}	Ground connection		
6	Po	wer	SMP	SMP connection to external components required		
7	I/O		P1[7]	I ² C SCL	1	
8	I/O		P1[5]	I ² C SDA		
9			NC	No connection. Pin must be left floating		
10	I/O		P1[3]			
11	I/O		P1[1]	XTALin, I ² C SCL, ISSP-SCLK ^[8]		
12	Po	wer	V _{SS}	Ground Connection		
13	I/O		P1[0]	XTALout, I ² C SDA, ISSP-SDATA ^[8]		
14	I/O		P1[2]			
15	I/O		P1[4]	Optional EXTCLK		
16		•	NC	No connection. Pin must be left floating		
17	I/O		P1[6]			
18	In	put	XRES	Active high external reset with internal pull-down		
19	I/O	I	P2[0]	Direct switched capacitor block input		
20	I/O	I	P2[2]	Direct switched capacitor block input		
21	I/O		P2[4]	External AGND		
22	I/O		P2[6]	External V _{REF}		
23	I/O	I	P0[0]	Analog column mux input		
24	I/O	I	P0[2]	Analog column mux input		
25		•	NC	No connection. Pin must be left floating		
26	I/O	I	P0[4]	Analog column mux input		
27	I/O	I	P0[6]	Analog column mux input		
28	Po	wer	V _{DD}	Supply voltage		
29	I/O	I	P0[7]	Analog column mux input		
30	I/O	I/O	P0[5]	Analog column mux input and column output	1	
31	I/O	I/O	P0[3]	Analog column mux input and column output		
32	I/O	I	P0[1]	Analog column mux input	1	
LEOFND.	$\Lambda = \Lambda$ polog	I = Input and			~	




Figure 7. CY8C24423A 32-Pin PSoC Device

LEGEND: A = Analog, I = Input, and O = Output.

Notes

- The center pad on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not high Z at POR. See the PSoC Technical Reference Manual for details.




Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the latest electrical specifications, check if you have the most recent datasheet by visiting the website at http://www.cypress.com.

Specifications are valid for –40 $^\circ C \le T_A \le 85 \ ^\circ C$ and $T_J \le 100 \ ^\circ C,$ except where noted.

Refer to Table 29 on page 37 for the electrical specifications for the IMO using SLIMO mode.








Figure 8. IMO Frequency Trim Options

Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrades reliability.
T _{BAKETEMP}	Bake temperature	-	125	See package label	°C	
t _{BAKETIME}	Bake time	See package label	-	72	Hours	
T _A	Ambient temperature with power applied	-40	_	+85	°C	
V _{DD}	Supply voltage on V_{DD} relative to V_{SS}	-0.5	-	+6.0	V	
V _{IO}	DC input voltage	$V_{SS} - 0.5$	_	V _{DD} + 0.5	V	
V _{IOZ}	DC voltage applied to tri-state	$V_{SS} - 0.5$	-	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	-	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	-	V	Human body model ESD.
LU	Latch up current	_	-	200	mA	

Table 9. Absolute Maximum Ratings



Operating Temperature

Table 10. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	
TJ	Junction temperature	-40	-	+100		The temperature rise from ambient to junction is package specific. See Table 48 on page 57. You must limit the power consumption to comply with this requirement

DC Electrical Characteristics

DC Chip-Level Specifications

Table 11 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 11. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage	2.4	-	5.25	V	See DC POR and LVD specifications, Table 26 on page 35
I _{DD}	Supply current	-	5	8	mA	Conditions are V_{DD} = 5.0 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off SLIMO mode = 0. IMO = 24 MHz
I _{DD3}	Supply current	_	3.3	6.0	mA	Conditions are V_{DD} = 3.3 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24 MHz
I _{DD27}	Supply current	-	2	4	mA	Conditions are V_{DD} = 2.7 V, T_A = 25 °C, CPU = 0.75 MHz, SYSCLK doubler disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz, analog power = off. SLIMO mode = 1. IMO = 6 MHz
I _{SB}	Sleep (mode) current with POR, LVD, sleep timer, and WDT. $^{[10]}$	-	3	6.5	μA	Conditions are with internal slow speed oscillator, V_{DD} = 3.3 V, –40 $^\circ C \leq T_A \leq$ 55 $^\circ C$, analog power = off
I _{SBH}	Sleep (mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[10]	_	4	25	μA	Conditions are with internal slow speed oscillator, V_DD = 3.3 V, 55 °C < T_A \leq 85 °C, analog power = off
I _{SBXTL}	Sleep (mode) current with POR, LVD, sleep timer, WDT, and external crystal. ^[10]	_	4	7.5	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C, analog power = off
I _{SBXTLH}	Sleep (Mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. ^[10]	_	5	26	μA	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C, analog power = off
V _{REF}	Reference voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate V_{DD} . $V_{DD} > 3.0 V$
V _{REF27}	Reference voltage (Bandgap)	1.16	1.30	1.32	V	Trimmed for appropriate V_{DD} . V_{DD} = 2.4 V to 3.0 V

Note

10. Standby current includes all functions (POR, LVD, WDT, sleep time) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	µV/°C	
I _{EBOA}	Input leakage current (port 0 analog pins)	-	20	-	рА	Gross tested to 1 µA
C _{INOA}	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V _{CMOA}	Common mode voltage range Common mode voltage range (high power or high Opamp bias)	0.0 0.5	-	V _{DD} V _{DD} – 0.5	V	The common mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80		- - -	dB dB dB	Specification is applicable at high Opamp bias. For low Opamp bias mode, minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.5$		- - -	V V V	
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -		0.2 0.2 0.5	V V V	
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply voltage rejection ratio	64	80	-	dB	$V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25) \text{ or } \\ (V_{DD} - 1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$

Table 14. 5-V DC Operational Amplifier Specifications



Table 16. 2.7-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	1.65 1.32 –	10 8 -	mV mV mV	Power = high, Opamp bias = high setting is not allowed for 2.7 V V _{DD} operation.
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (port 0 analog pins)	-	20	-	pА	Gross tested to 1 µA
C _{INOA}	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C
V _{CMOA}	Common mode voltage range	0.2	-	V _{DD} – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80		- - -	dB dB dB	Specification is applicable at low Opamp bias. For high Opamp bias mode, (except high power, high Opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	V _{DD} - 0.2 V _{DD} - 0.2 V _{DD} - 0.2		- - -	V V V	Power = high, Opamp bias = high setting is not allowed for 2.7 V V _{DD} operation.
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	- - -		0.2 0.2 0.2	V V V	Power = high, Opamp bias = high setting is not allowed for 2.7 V V _{DD} operation.
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 -	200 400 800 1600 3200 -	μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high setting is not allowed for 2.7 V V _{DD} operation.
PSRR _{OA}	Supply voltage rejection ratio	64	80	-	dB	$V_{SS} \leq V_{IN} \leq (V_{DD}-2.25) \text{ or } \\ (V_{DD}-1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$

DC Low Power Comparator Specifications

Table 17 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \degree C \le T_A \le 85 \degree C$, 3.0 V to 3.6 V and $-40 \degree C \le T_A \le 85 \degree C$, or 2.4 V to 3.0 V and $-40 \degree C \le T_A \le 85 \degree C$, respectively. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 17.	DC Low Power	Comparator	Specifications
-----------	---------------------	------------	----------------

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1	V	
I _{SLPC}	LPC supply current	-	10	40	μA	
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV	



DC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
CL	Load Capacitance	_	_	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V _{OSOB}	Input offset voltage (absolute value)	-	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	-	+6	-	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		W W	
V _{OHIGHOB}	High output voltage swing (Load = 32 ohms to V _{DD/2}) Power = low Power = high	0.5 × V _{DD} + 1.1 0.5 × V _{DD} + 1.1	-		V V	
V _{OLOWOB}	Low output voltage swing (Load = 32 ohms to V _{DD/2}) Power = low Power = high		-	.5 × V _{DD} – 1.3 0.5 × V _{DD} – 1.3	V V	
I _{SOB}	Supply current including Opamp bias cell (No Load) Power = low Power = high		1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	-	dB	V _{OUT} > (V _{DD} – 1.25)

Table 19. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
CL	Load Capacitance	-	-	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V _{OSOB}	Input offset voltage (absolute value)	—	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	-	+6	-	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1 1		$\Omega \Omega$	
V _{OHIGHOB}	High output voltage swing (Load = 1 K ohms to $V_{DD/2}$) Power = Iow Power = high	0.5 × V _{DD} + 1.0 0.5 × V _{DD} + 1.0			V V	
V _{OLOWOB}	Low output voltage swing (Load = 1 K ohms to $V_{DD/2}$) Power = low Power = high		-	0.5 × V _{DD} – 1.0 0.5 × V _{DD} – 1.0	V V	
I _{SOB}	Supply current including Opamp bias cell (no load) Power = low Power = high		0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	-	dB	V _{OUT} > (V _{DD} - 1.25)




Table 20. 2.7-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Мах	Units	Notes
CL	Load Capacitance	-	_	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V _{OSOB}	Input offset voltage (absolute value)	-	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	-	+6	-	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	_	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high	-	1 1		Ω Ω	
V _{OHIGHOB}	High output voltage swing (Load = 1 K ohms to V _{DD/2}) Power = low Power = high	0.5 × V _{DD} + 0.2 0.5 × V _{DD} + 0.2			V V	
V _{OLOWOB}	Low output voltage swing (Load = 1 K ohms to $V_{DD/2}$) Power = low Power = high		-	0.5 × V _{DD} – 0.7 0.5 × V _{DD} – 0.7	V V	
I _{SOB}	Supply current including Opamp bias cell (No Load) Power = low Power = high	_	0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	-	dB	V _{OUT} > (V _{DD} – 1.25).



Figure 10. Basic Switch Mode Pump Circuit





DC Analog Reference Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLo are measured through the Analog Continuous Time PSoC blocks. The power levels for RefHi and RefLo refer to the Analog Reference Control register. AGND is measured at P2[4] in AGND bypass mode. Each Analog Continuous Time PSoC block adds a maximum of 10 mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Units
0b000	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.136	V _{DD} /2 + 1.288	V _{DD} /2 + 1.409	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2-0.138	$V_{DD}/2 + 0.003$	$V_{DD}/2 + 0.132$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2-1.417	V _{DD} /2 – 1.289	V _{DD} /2 – 1.154	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.202	V _{DD} /2 + 1.290	V _{DD} /2 + 1.358	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.055$	V _{DD} /2 + 0.001	$V_{DD}/2 + 0.055$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2-1.369	V _{DD} /2 – 1.295	V _{DD} /2 – 1.218	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.211	V _{DD} /2 + 1.292	V _{DD} /2 + 1.357	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.055$	V _{DD} /2	$V_{DD}/2 + 0.052$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2-1.368	V _{DD} /2 – 1.298	V _{DD} /2 – 1.224	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.215	V _{DD} /2 + 1.292	V _{DD} /2 + 1.353	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.040$	$V_{DD}/2 - 0.001$	$V_{DD}/2 + 0.033$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2-1.368	V _{DD} /2 – 1.299	V _{DD} /2 – 1.225	V
	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.076	P2[4]+P2[6]- 0.021	P2[4]+P2[6]+ 0.041	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.025	P2[4]-P2[6]+ 0.011	P2[4]-P2[6]+ 0.085	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.069	P2[4]+P2[6]- 0.014	P2[4]+P2[6]+ 0.043	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.029	P2[4]-P2[6]+ 0.005	P2[4]-P2[6]+ 0.052	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.072	P2[4]+P2[6]- 0.011	P2[4]+P2[6]+ 0.048	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.057	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4]+P2[6]- 0.009	P2[4]+P2[6]+ 0.047	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.033	P2[4]-P2[6]+ 0.001	P2[4]-P2[6]+ 0.039	V

Table 22. 5-V DC Analog Reference Specifications



Table 22. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b101	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.228	P2[4] + 1.284	P2[4] + 1.332	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.358	P2[4] – 1.293	P2[4] – 1.226	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.236	P2[4] + 1.289	P2[4] + 1.332	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.357	P2[4] – 1.297	P2[4] – 1.229	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.237	P2[4] + 1.291	P2[4] + 1.337	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.356	P2[4] – 1.299	P2[4] – 1.232	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = V _{DD} /2)	P2[4] + 1.237	P2[4] + 1.292	P2[4] + 1.337	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.357	P2[4] – 1.300		V
0b110	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.512	2.594	2.654	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.250	1.303	1.346	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.011	V _{SS} + 0.027	V
	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.515	2.592	2.654	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.253	1.301	1.340	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.02	V
	RefPower = medium	V _{REFHI}	Ref High	2 × Bandgap	2.518	2.593	2.651	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.254	1.301	1.338	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.017	V
	RefPower = medium	V _{REFHI}	Ref High	2 × Bandgap	2.517	2.594	2.650	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.255	1.300	1.337	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.015	V
0b111	RefPower = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.011	4.143	4.203	V
	Opamp bias = high	V _{AGND}	AGND	1.6 × Bandgap	2.020	2.075	2.118	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.011	V _{SS} + 0.026	V
	RefPower = high	V _{REFHI}	Ref High	3.2 × Bandgap	4.022	4.138	4.203	V
	Opamp bias = low	V _{AGND}	AGND	1.6 × Bandgap	2.023	2.075	2.114	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.017	V
	RefPower = medium	V _{REFHI}	Ref High	3.2 × Bandgap	4.026	4.141	4.207	V
	Opamp bias = high	V _{AGND}	AGND	1.6 × Bandgap	2.024	2.075	2.114	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.015	V
	RefPower = medium	V _{REFHI}	Ref High	3.2 × Bandgap	4.030	4.143	4.206	V
	Opamp bias = low	V _{AGND}	AGND	1.6 × Bandgap	2.024	2.076	2.112	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.013	V



DC POR, SMP, and LVD Specifications

Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the PSoC Programmable Sytem-on-Chip Technical Reference Manual for more information on the VLT_CR register.

Table 26. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR0} V _{PPOR1} V _{PPOR2}	V _{DD} value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_	2.36 2.82 4.55	2.40 2.95 4.70	V V V	V _{DD} must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
V _{LVD0} V _{LVD1} V _{LVD2} V _{LVD3} V _{LVD4} V _{LVD5} V _{LVD6} V _{LVD7}	$ \begin{array}{l} V_{DD} \text{ value for LVD trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 100b \\ VM[2:0] = 101b \\ VM[2:0] = 111b \\ \end{array} $	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 ^[12] 2.99 ^[13] 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V V V V	
Vpumpo Vpump1 Vpump2 Vpump3 Vpump3 Vpump5 Vpump5 Vpump6 Vpump7	$\begin{array}{l} V_{DD} \text{ value for SMP trip} \\ VM[2:0] = 000b \\ VM[2:0] = 001b \\ VM[2:0] = 010b \\ VM[2:0] = 011b \\ VM[2:0] = 100b \\ VM[2:0] = 101b \\ VM[2:0] = 110b \\ VM[2:0] = 111b \end{array}$	2.50 2.96 3.03 3.18 4.54 4.62 4.71 4.89	2.55 3.02 3.10 3.25 4.64 4.73 4.82 5.00	2.62 ^[14] 3.09 3.16 3.32 ^[15] 4.74 4.83 4.92 5.12	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

Notes

- 12. Always greater than 50 mV above V_{PPOR} (PORLEV=00) for falling supply. 13. Always greater than 50 mV above V_{PPOR} (PORLEV=01) for falling supply. 14. Always greater than 50 mV above V_{LVD0}. 15. Always greater than 50 mV above V_{LVD0}.



Table 30. 2.7-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Мах	Units	Notes
F _{IMO12}	IMO frequency for 12 MHz	11.5	12	12.7 ^[27, 28]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 8 on page 18. SLIMO mode = 1.
F _{IMO6}	IMO frequency for 6 MHz	5.5	6	6.5 ^[27, 28]	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 8 on page 18. SLIMO mode = 1.
F _{CPU1}	CPU frequency (2.7 V nominal)	0.937	3	3.15 ^[27]	MHz	SLIMO mode = 0.
F _{BLK27}	Digital PSoC block frequency (2.7 V nominal)	0	12	12.7 ^[27, 28]	MHz	Refer to the AC Digital Block Specifications.
F _{32K1}	ILO frequency	8	32	96	kHz	
F _{32K_U}	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on timing this
t _{XRST}	External reset pulse width	10	-	-	μs	
DC12M	12 MHz duty cycle	40	50	60	%	
DC _{ILO}	ILO duty cycle	20	50	80	%	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	-	12.7	MHz	
SR _{POWER_UP}	Power supply slew rate	-	-	250	V/ms	V _{DD} slew rate during power-up.
t _{POWERUP}	Time from end of POR to CPU executing code	-	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
t _{jit_IMO} ^[29]	12 MHz IMO cycle-to-cycle jitter (RMS)	_	400	1000	ps	N = 32
	12 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	600	1300	ps	
	12 MHz IMO period jitter (RMS)	-	100	500	ps	
t _{jit_PLL} ^[29]	12 MHz IMO cycle-to-cycle jitter (RMS)	_	400	1000	ps	N = 32
	12 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	700	1300		
	12 MHz IMO period jitter (RMS)	-	300	500		

Notes 27. 2.4 V < V_{DD} < 3.0 V. 28. Refer to application note Adjusting PSoC[®] Trims for 3.3 V and 2.7 V Operation – AN2012 for information on trimming for operation at 3.3 V. 29. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



AC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 39.	5-V AC Analog	Output Buffer	Specifications
10010 001	V T AO Analog	output bullor	opoonnoutionio

Symbol	Description	Min	Тур	Мах	Units
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.5 2.5	μs μs
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.2 2.2	μs μs
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65	-		V/µs V/µs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65			V/µs V/µs
BW _{OB}	Small signal bandwidth, 20mV _{pp} , 3dB BW, 100 pF load Power = low Power = high	0.8 0.8			MHz MHz
BW _{OB}	Large signal bandwidth, 1V _{pp} , 3dB BW, 100 pF load Power = low Power = high	300 300			kHz kHz

Table 40. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Мах	Units
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high		-	3.8 3.8	μs μs
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	_	_	2.6 2.6	μs μs
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5	-		V/µs V/µs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5			V/µs V/µs
BW _{OB}	Small signal bandwidth, 20mV _{pp} , 3dB BW, 100 pF load Power = low Power = high	0.7 0.7			MHz MHz
BW _{OB}	Large signal bandwidth, 1V _{pp} , 3dB BW, 100 pF load Power = low Power = high	200 200			kHz kHz



Symbol	Description	Min	Тур	Мах	Units
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			4 4	μs μs
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			3 3	μs μs
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.4 0.4		-	V/µs V/µs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.4 0.4		-	V/µs V/µs
BW _{OB}	Small signal bandwidth, 20 mV _{pp} , 3dB BW, 100 pF load Power = low Power = high	0.6 0.6		-	MHz MHz
BW _{OB}	Large signal bandwidth, 1 V _{pp} , 3dB BW, 100 pF load Power = low Power = high	180 180			kHz kHz

Table 41. 2.7-V AC Analog Output Buffer Specifications

AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 42. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Мах	Units
F _{OSCEXT}	Frequency	0.093	_	24.6	MHz
-	High period	20.6	_	5300	ns
-	Low period	20.6	-	-	ns
_	Power-up IMO to switch	150	_	_	μS

Table 43. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Мах	Units
FOSCEXT	Frequency with CPU clock divide by 1 ^[32]	0.093	-	12.3	MHz
FOSCEXT	Frequency with CPU clock divide by 2 or greater ^[33]	0.186	-	24.6	MHz
-	High period with CPU clock divide by 1	41.7	-	5300	ns
-	Low period with CPU clock divide by 1	41.7	-	-	ns
-	Power-up IMO to switch	150	_	-	μs

Notes

32. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

33. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met



Table 44. 2.7-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU clock divide by 1 ^[34]	0.093	-	12.3	MHz	
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater ^[35]	0.186	-	12.3	MHz	
-	High period with CPU clock divide by 1	41.7	-	5300	ns	
-	Low period with CPU clock divide by 1	41.7	-	-	ns	
-	Power-up IMO to switch	150	-	-	μs	

AC Programming Specifications

Table 45 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, or 2.4 V to 3.0 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 45. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RSCLK}	Rise time of SCLK	1	-	20	ns	
t _{FSCLK}	Fall time of SCLK	1	-	20	ns	
t _{SSCLK}	Data setup time to falling edge of SCLK	40	-	-	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	-	-	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
t _{ERASEB}	Flash erase time (block)	-	20	-	– ms	
t _{WRITE}	Flash block write time	-	80	-	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	-	-	45	45 ns V _{DD} > 3.6	
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	-	50 ns $3.0 \le V_{DD} \le 3$		$3.0 \le V_{DD} \le 3.6$
t _{DSCLK2}	Data out delay from falling edge of SCLK	-	-	70	ns	$2.4 \leq V_{DD} \leq 3.0$
t _{ERASEALL}	Flash erase time (Bulk)	-	20	protection fields		Erase all blocks and protection fields at once
t _{PROGRAM_HOT}	Flash block erase + flash block write time	-	-	200 ^[36]	ms	$0~^\circ C \leq Tj \leq 100~^\circ C$
t _{PROGRAM_COLD}	Flash block erase + flash block write time	-	-	400 ^[36]	ms	$-40~^\circ C \le Tj \le 0~^\circ C$

Notes

34. Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

^{35.} If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.

^{36.} For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing Refer to the Flash APIs application note Design Aids – Reading and Writing PSoC[®] Flash – AN2015 for more information.







Figure 25. 32-Pin Sawn QFN Package

Important Note For information on the preferred dimensions for mounting QFN packages, see the application note, *Application Notes* for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.

Figure 26. 56-Pin (300-Mil) SSOP



51-85062 *F



Thermal Impedances

Table 48. Thermal Impedances per Package

Package	Typical θ _{JA} ^[38]
8-pin PDIP	123 °C/W
8-pin SOIC	185 °C/W
20-pin PDIP	109 °C/W
20-pin SSOP	117 °C/W
20-pin SOIC	81 °C/W
28-pin PDIP	69 °C/W
28-pin SSOP	101 °C/W
28-pin SOIC	74 °C/W
32-pin QFN ^[39]	22 °C/W

Capacitance on Crystal Pins

Table 49. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8-pin PDIP	2.8 pF
8-pin SOIC	2.0 pF
20-pin PDIP	3.0 pF
20-pin SSOP	2.6 pF
20-pin SOIC	2.5 pF
28-pin PDIP	3.5 pF
28-pin SSOP	2.8 pF
28-pin SOIC	2.7 pF
32-pin QFN	2.0 pF

Solder Reflow Specifications

Table 50 shows the solder reflow temperature limits that must not be exceeded.

Table 50. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C – 5 °C
8-pin PDIP	260 °C	30 seconds
8-pin SOIC	260 °C	30 seconds
20-pin PDIP	260 °C	30 seconds
20-pin SSOP	260 °C	30 seconds
20-pin SOIC	260 °C	30 seconds
28-pin PDIP	260 °C	30 seconds
28-pin SSOP	260 °C	30 seconds
28-pin SOIC	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds

38. T_J = T_A + Power × θ_{JA}
 39. To achieve the thermal impedance specified for the QFN package, refer to *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at www.amkor.com.



Errata

This section describes the errata for the CY8C24xxxA device family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

Part Number	Ordering Information
CY8C24123A	CY8C24123A-24PXI
	CY8C24123A-24SXI
	CY8C24123A-24SXIT
	CY8C24223A-24PXI
	CY8C24223A-24PVXI
	CY8C24223A-24PVXIT
	CY8C24223A-24SXI
	CY8C24223A-24SXIT
	CY8C24423A-24PXI
	CY8C24423A-24PVXI
	CY8C24423A-24PVXIT
	CY8C24423A-24SXI
	CY8C24423A-24SXIT
	CY8C24423A-24LFXI
	CY8C24423A-24LTXI
	CY8C24423A-24LTXIT
	CY8C24000A-24PVXI

CY8C24123A Qualification Status

Product Status: Production

CY8C24123A Errata Summary

The following table defines the errata applicability to available CY8C24123A family devices.

Items	Part Number	Silicon Revision	Fix Status
[1.]. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes	CY8C24123A		No silicon fix planned. Workaround is required.

1. Internal Main Oscillator (IMO) Tolerance Deviation at Temperature Extremes

Problem Definition

Asynchronous Digital Communications Interfaces may fail framing beyond 0 to 70 °C. This problem does not affect end-product usage between 0 and 70 °C.

Parameters Affected

The IMO frequency tolerance. The worst case deviation when operated below 0° C and above +70 °C and within the upper and lower datasheet temperature range is $\pm 5\%$.

Trigger Condition(S)

The asynchronous Rx/Tx clock source IMO frequency tolerance may deviate beyond the data sheet limit of $\pm 2.5\%$ when operated beyond the temperature range of 0 to +70 °C.

- Scope of Impact
 - This problem may affect UART, IrDA, and FSK implementations.
- Workaround

Implement a quartz crystal stabilized clock source on at least one end of the asynchronous digital communications interface.

Fix Status

Silicon fix is not planned. The workaround mentioned above should be used.



Document History Page

Documen Documen	t Title: CY8 t Number:	3C24123A/C 38-12028	Y8C24223A/C	Y8C24423A, PSoC [®] Programmable System-on-Chip
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	236409	SFV	See ECN	New silicon and new document – Preliminary datasheet.
*A	247589	SFV	See ECN	Changed the title to read "Final" datasheet. Updated Electrical Specifications chapter.
*B	261711	HMT	See ECN	Input all SFV memo changes. Updated Electrical Specifications chapter.
*C	279731	HMT	See ECN	Update Electrical Specifications chapter, including 2.7 VIL DC GPIO spec. Add Solder Reflow Peak Temperature table. Clean up pinouts and fine tune wording and format throughout.
*D	352614	HMT	See ECN	Add new color and CY logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications. Re-add ISSP pinout identifier. Delete Electrical Specification sentence re: devices running at greater than 12 MHz. Update Solder Reflow Peak Temperature table. Fix CY.com URLs. Update CY copyright.
*E	424036	HMT	See ECN	Fix SMP 8-pin SOIC error in Feature and Order table. Update 32-pin QFN E-Pad dimensions and rev. *A. Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Add OCD non-production pinout and package diagram. Update CY branding and QFN convention. Update package diagram revisions.
*F	521439	HMT	See ECN	Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table.
*G	2256806	UVS / PYRS	See ECN	Added Sawn pin information.
*H	2425586	DSO / AESA	See ECN	Corrected Ordering Information to include CY8C24423A-24LTXI and CY8C24423A-24LTXIT
*	2619935	OGNE / AESA	12/11/2008	Changed title to "CY8C24123A, CY8C24223A, CY8C24423A PSoC [®] Programmable System-on-Chip™" Updated package diagram 001-30999 to *A. Added note on digital signaling in DC Analog Reference Specifications on page 28. Added Die Sales information note to Ordering Information on page 60.
*J	2692871	DPT / PYRS	04/16/2009	Updated Max package thickness for 32-pin QFN package Formatted Notes Updated "Getting Started" on page 7 Updated "Development Tools" on page 8 and "Designing with PSoC Designer" on page 9
*K	2762168	JVY / AESA	06/25/2009	Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: Modified FIMO6 and TWRITE specifications. Replaced T _{RAMP} (time) specification with SR _{POWER_UP} (slew rate) specification. Added note [9] to Flash Endurance specification. Added IOH, IOL, DC _{ILO} , F _{32K_U} , T _{POWERUP} , T _{ERASEALL} , T _{PROGRAM_HOT} , and T _{PROGRAM_COLD} specifications.