


Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	7.3728MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, LED, POR, WDT
Number of I/O	6
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-DIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p89lpc902fn-129





5 of 53


Table 5: P89LPC903 pin description

Symbol	Pin	Type	Description
P0.0 to P0.6		I/O	Port 0: Port 0 is an I/O port with a user-configurable output type. During reset Port 0 latches are configured in the input only mode with the internal pull-up disabled. The operation of Port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is configured independently. Refer to Section 8.12.1 "Port configurations" and Table 13 "DC electrical characteristics" for details.
			The Keypad Interrupt feature operates with Port 0 pins.
			All pins have Schmitt triggered inputs.
			Port 0 also provides various special functions as described below:
	2	I/O	P0.2 — Port 0 bit 2.
		I	CIN2A — Comparator 2 positive input.
		I	KBI2 — Keyboard input 2.
	7	I/O	P0.4 — Port 0 bit 4.
		I	CIN1A — Comparator 1 positive input.
		I	KBI4 — Keyboard input 4.
	6	I/O	P0.5 — Port 0 bit 5.
		I	CMPREF — Comparator reference (negative) input.
		I	KBI5 — Keyboard input 5.
P1.0 to P1.5			Port 1: Port 1 is an I/O port with a user-configurable output type. During reset Port 1 latches are configured in the input only mode with the internal pull-up disabled. The operation of the configurable Port 1 pins as inputs and outputs depends upon the port configuration selected. Each of the configurable port pins are programmed independently. Refer to Section 8.12.1 "Port configurations" and Table 13 "DC electrical characteristics" for details. P1.5 is input only.
			All pins have Schmitt triggered inputs.
			Port 1 also provides various special functions as described below:
	5	I/O	P1.0 — Port 1 bit 0.
		0	TxD — Serial port transmitter data.
	3	I/O	P1.1 — Port 1 bit 1.
		I	RxD — Serial port receiver data.
	4	I	P1.5 — Port 1 bit 5 (input only).
		I	RST — External Reset input during Power-on or if selected via UCFG1. When functioning as a reset input a LOW on this pin resets the microcontroller, causing I/O ports and peripherals to take on their default states, and the processor begins execution at address 0. Also used during a power-on sequence to force In-System Programming mode.
V_{SS}	8	I	Ground: 0 V reference.
V_{DD}	1	I	Power Supply: This is the power supply voltage for normal operation as well as Idle and Power-down modes.

6. Logic symbols







Philips Semiconductors

Table 7: P89LPC901 Special function registers * *indicates SFRs that are bit addressable.*

Name	Description	SFR			Bit	functions	and addres	ses	s and addresses					
		addr.	MSB							LSB	Hex	Binary		
	,	Bit address	E7	E6	E5	E4	E 3	E2	E1	E0		,		
ACC*	Accumulator	E0H									00	0000000		
AUXR1	Auxiliary function registe	er A2H	CLKLP	-	-	ENT0	SRST	0	-	DPS	00[1]	000000x		
		Bit address	F7	F6	F5	F4	F3	F2	F1	F0				
B*	B register	F0H									00	0000000		
CMP1	Comparator 1 control re	gister ACH	-	-	CE1	-	CN1	-	CO1	CMF1	00[1]	xx00000		
DIVM	CPU clock divide-by-M control	95H									00	0000000		
DPTR	Data pointer (2 bytes)													
DPH	Data pointer high	83H									00	0000000		
DPL	Data pointer low	82H									00	0000000		
FMADRH	Program Flash address	high E7H									00	0000000		
FMADRL	Program Flash address	low E6H									00	0000000		
FMCON	Program Flash Control (Read)	E4H	BUSY	-	-	-	HVA	HVE	SV	OI	70	0111000		
	Program Flash Control (Write)		FMCMD.	FMCMD. 6	FMCMD. 5	FMCMD. 4	FMCMD.	FMCMD. 2	FMCMD. 1	FMCMD. 0				
FMDATA	Program Flash data	E5H									00	0000000		
IEN0*	Interrupt enable 0	A8H	EA	EWDRT	EBO	-	ET1	-	ET0	-	00	0000000		
		Bit address	EF	EE	ED	EC	EB	EA	E 9	E8				
IEN1*	Interrupt enable 1	E8H	-	-	-	-	-	EC	EKBI	-	00[1]	00x0000		
		Bit address	BF	BE	BD	ВС	BB	BA	B9	B8				
IP0*	Interrupt priority 0	B8H	-	PWDRT	PBO	-	PT1	-	PT0	-	00[1]	x000000		
IP0H	Interrupt priority 0 high	В7Н	-	PWDRT H	РВОН	-	PT1H	-	PT0H	-	00[1]	x000000		
		Bit address	FF	FE	FD	FC	FB	FA	F9	F8				
IP1*	Interrupt priority 1	F8H	-	-	-	-	-	PC	PKBI	-	00[1]	00x0000		
IP1H	Interrupt priority 1 high	F7H	-	-	-	-	-	PCH	PKBIH	-	00[1]	00x0000		
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00 ^[1]	xxxxxx0		

Table 7: P89LPC901 Special function registers...continued * indicates SFRs that are bit addressable.

750 14465	Name	Description	SFR			Bit	functions a	nd addre	sses			Reset value	
			addr.	MSB							LSB	Hex	Binary
	KBMASK	Keypad interrupt mask register	86H									00	00000000
	KBPATN	Keypad pattern register	93H									FF	11111111
			Bit address	87	86	85	84	83	82	81	80		
	P0*	Port 0	80H	-	-	CMPREF /KB5	CIN1A /KB4	-	-	-	-	[1]	
			Bit address	97	96	95	94	93	92	91	90		
	P1*	Port 1	90H	-	-	RST	-	-	T0	-	-	[1]	
			Bit address	B7	B6	B5	B4	В3	B2	B1	В0		
	P3*	Port 3	ВОН	-	-	-	-	-	-	XTAL1	XTAL2	[1]	
	P0M1	Port 0 output mode 1	84H	-	-	(P0M1.5)	(P0M1.4)	-	-	-	-	FF	11111111
	P0M2	Port 0 output mode 2	85H	-	-	(P0M2.5)	(P0M2.4)	-	-	-	-	00	00000000
	P1M1	Port 1 output mode 1	91H	-	-	(P1M1.5)	-	-	(P1M1.2)	-	-	FF[1]	11111111
	P1M2	Port 1 output mode 2	92H	-	-	(P1M2.5)	-	-	(P1M2.2)	-	-	00[1]	00000000
	P3M1	Port 3 output mode 1	B1H	-	-	-	-	-	-	(P3M1.1)	(P3M1.0)	03[1]	xxxxxx11
	P3M2	Port 3 output mode 2	B2H	-	-	-	-	-	-	(P3M2.1)	(P3M2.0)	00[1]	xxxxxx00
	PCON	Power control register	87H	-	-	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	00000000
	PCONA	Power control register A	B5H	RTCPD		VCPD			-	-		00[1]	00000000
	PCONB	reserved for Power Cont Register B	trol B6H	-	-	-	-	-	-	-	-	00[1]	xxxxxxx
			Bit address	D7	D6	D5	D4	D3	D2	D1	D0		
⊚ Kon	PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	00000000
inklijke	PT0AD	Port 0 digital input disab	le F6H	-	-	PT0AD.5	PT0AD.4	-	-	-	-	00	xx00000x
Philips	RSTSRC	Reset source register	DFH	-	-	BOF	POF	-	R_WD	R_SF	R_EX	[3]	
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.	RTCCON	Real-time clock control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 ^[1] [6]	011xxx00
N.V. 2	RTCH	Real-time clock register	high D2H									00[6]	00000000
004. AI	RTCL	Real-time clock register	low D3H									00[6]	00000000
l rights	SP	Stack pointer	81H									07	00000111
reser	TAMOD	Timer 0 auxiliary mode	8FH	-	-	-	-	-	-	-	T0M2	00	xxx0xxx0

Table 8: P89LPC902 Special function registers...continued * indicates SFRs that are bit addressable.

Name	Description	SFR			Bit	functions a	nd addre	sses			Reset	value
		addr.	MSB							LSB	Hex	Binary
KBCON	Keypad control register	94H	-	-	-	-	-	-	PATN _SEL	KBIF	00[1]	xxxxxx00
KBMASK	Keypad interrupt mask register	86H									00	00000000
KBPATN	Keypad pattern register	93H									FF	11111111
		Bit address	87	86	85	84	83	82	81	80		
P0*	Port 0	80H	-	CMP1 /KB6	CMPREF /KB5	CIN1A /KB4	-	KB2	-	KB0	[1]	
		Bit address	97	96	95	94	93	92	91	90		
P1*	Port 1	90H	-	-	RST	-	-	-	-	-		
		Bit address	B7	B6	B5	B4	B 3	B2	B1	B0		
P0M1	Port 0 output mode 1	84H	-	(P0M1.6)	(P0M1.5)	(P0M1.4)	-	(P0M1.2)	-	(P0M1.0)	FF	11111111
P0M2	Port 0 output mode 2	85H	-	(P0M2.6)	(P0M2.5)	(P0M2.4)	-	(P0M2.2)	-	(P0M2.0)	00	00000000
P1M1	Port 1 output mode 1	91H	-	-	(P1M1.5)	-	-	-	-	-	FF ^[1]	11111111
P1M2	Port 1 output mode 2	92H	-	-	(P1M2.5)	-	-	-	-	-	00[1]	00000000
PCON	Power control register	87H	-	-	BOPD	BOI	GF1	GF0	PMOD1	PMOD0	00	00000000
PCONA	Power control register A	B5H	RTCPD		VCPD			-	-		00[1]	00000000
PCONB	reserved for Power Con Register B	trol B6H	-	-	-	-	-	-	-	-	00[1]	XXXXXXXX
		Bit address	D7	D6	D5	D4	D3	D2	D1	D0		
PSW*	Program status word	D0H	CY	AC	F0	RS1	RS0	OV	F1	Р	00	00000000
PT0AD	Port 0 digital input disab	le F6H	-	-	PT0AD.5	PT0AD.4	-	PT0AD.2	-	-	00	xx00000x
RSTSRC	Reset source register	DFH	-	-	BOF	POF	-	R_WD	R_SF	R_EX	[3]	
RTCCON	Real-time clock control	D1H	RTCF	RTCS1	RTCS0	-	-	-	ERTC	RTCEN	60 ^[1] [6]	011xxx00
RTCH	Real-time clock register	high D2H									00[6]	00000000
RTCL	Real-time clock register	low D3H									00[6]	00000000
SP	Stack pointer	81H									07	00000111

 Table 8:
 P89LPC902 Special function registers...continued

* indicates SFRs that are bit addressable.

Name	Description	SFR			Bit	functions a	and addres	ses			Rese	t value
		addr.	MSB							LSB	Hex	Binary
	Bit a	ddress	8F	8E	8D	8C	8B	8A	89	88		'
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	-	-	-	-	00	00000000
TH0	Timer 0 high	8CH									00	00000000
TH1	Timer 1 high	8DH									00	00000000
TL0	Timer 0 low	8AH									00	00000000
TL1	Timer 1 low	8BH									00	00000000
TMOD	Timer 0 and 1 mode	89H	-	-	T1M1	T1M0	-	-	T0M1	T0M0	00	00000000
TRIM	Internal oscillator trim register	96H	-	-	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	[5] [6]	
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	[4] [6]	
WDL	Watchdog load	C1H									FF	11111111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	СЗН										

- [1] All ports are in input only (high impedance) state after power-up.
- 2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is '0'. If any are written while BRGEN = 1, the result is unpredictable.

 Unimplemented bits in SFRs (labeled '-') are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.
- [3] The RSTSRC register reflects the cause of the P89LPC901/902/903 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx110000.
- [4] After reset, the value is 111001x1, i.e., PRE2-PRE0 are all '1', WDRUN = 1 and WDCLK = 1. WDTOF bit is '1' after Watchdog reset and is '0' after power-on reset. Other resets will not affect WDTOF.
- [5] On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- 6] The only reset source that affects these SFRs is power-on reset.


8-bit microcontrollers with two-clock 80C51 core


Table 9: P89LPC903 Special function registers...continued


* indicates SFRs that are bit addressable.

Name	Description	SFR			Bit	functions a	and addres	sses			Reset	value
		addr.	MSB							LSB	Hex	Binary
SBUF	Serial port data buffer register	99H									xx	xxxxxxx
	Bit a	ddress	9F	9E	9D	9C	9B	9A	99	98		
SCON*	Serial port control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00	00000000
SSTAT	Serial port extended status register	BAH	DBMOD	INTLO	CIDIS	DBISEL	FE	BR	OE	STINT	00	00000000
SP	Stack pointer	81H									07	00000111
	Bit a	ddress	8F	8E	8D	8C	8B	8A	89	88		
TCON*	Timer 0 and 1 control	88H	TF1	TR1	TF0	TR0	-	-	-	-	00	00000000
TH0	Timer 0 high	8CH									00	00000000
TH1	Timer 1 high	8DH									00	00000000
TL0	Timer 0 low	8AH									00	00000000
TL1	Timer 1 low	8BH									00	00000000
TMOD	Timer 0 and 1 mode	89H	-	-	T1M1	T1M0	-	-	T0M1	T0M0	00	00000000
TRIM	Internal oscillator trim register	96H	-	-	TRIM.5	TRIM.4	TRIM.3	TRIM.2	TRIM.1	TRIM.0	[5] [6]	
WDCON	Watchdog control register	A7H	PRE2	PRE1	PRE0	-	-	WDRUN	WDTOF	WDCLK	[4] [6]	
WDL	Watchdog load	C1H									FF	11111111
WFEED1	Watchdog feed 1	C2H										
WFEED2	Watchdog feed 2	СЗН										

- [1] All ports are in input only (high impedance) state after power-up.
- [2] BRGR1 and BRGR0 must only be written if BRGEN in BRGCON SFR is '0'. If any are written while BRGEN = 1, the result is unpredictable.
 - Unimplemented bits in SFRs (labeled '-') are X (unknown) at all times. Unless otherwise specified, ones should not be written to these bits since they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.
- The RSTSRC register reflects the cause of the P89LPC901/902/903 reset. Upon a power-up reset, all reset source flags are cleared except POF and BOF; the power-on reset value is xx110000.
- After reset, the value is 111001x1, i.e., PRE2-PRE0 are all '1', WDRUN = 1 and WDCLK = 1. WDTOF bit is '1' after Watchdog reset and is '0' after power-on reset. Other resets will not affect WDTOF.
- On power-on reset, the TRIM SFR is initialized with a factory preprogrammed value. Other resets will not cause initialization of the TRIM register.
- The only reset source that affects these SFRs is power-on reset.







8.6 CPU CLock (CCLK) wake-up delay

The P89LPC901/902/903 has an internal wake-up timer that delays the clock until it stabilizes depending to the clock source used. If the clock source is any of the three crystal selections (P89LPC901) the delay is 992 OSCCLK cycles plus 60 to 100 μ s.

8.7 CPU CLOCK (CCLK) modification: DIVM register

The OSCCLK frequency can be divided down up to 510 times by configuring a dividing register, DIVM, to generate CCLK. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption. By dividing the clock, the CPU can retain the ability to respond to events that would not exit Idle mode by executing its normal program at a lower rate. This can also allow bypassing the oscillator start-up time in cases where Power-down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

8.8 Low power select

The P89LPC901 is designed to run at 18 MHz (CCLK) maximum. However, if CCLK is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to '1' to lower the power consumption further. On any reset, CLKLP is '0' allowing highest performance access. This bit can then be set in software if CCLK is running at 8 MHz or slower.

8.9 Memory organization

The various P89LPC901/902/903 memory spaces are as follows:

DATA

128 bytes of internal data memory space (00h:7Fh) accessed via direct or indirect addressing, using instruction other than MOVX and MOVC. All or part of the Stack may be in this area.

• SFR

Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing.

CODE

64 kB of Code memory space, accessed as part of program execution and via the MOVC instruction. The P89LPC901/902/903 has 1 kB of on-chip Code memory.

8.10 Data RAM arrangement

The 128 bytes of on-chip RAM is organized as follows:

Table 10: On-chip data memory usages

Туре	Data RAM	Size (Bytes)
DATA	Memory that can be addressed directly and indirectly	128

8.11 Interrupts

The P89LPC901/902/903 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources.

9397 750 14465

The P89LPC901 supports 6 interrupt sources: timers 0 and 1, brownout detect, Watchdog/real-time clock, keyboard, and the comparator.

The P89LPC902 supports 6 interrupt sources: timers 0 and 1, brownout detect, Watchdog/real-time clock, keyboard, and comparators 1 and 2.

The P89LPC903 supports 9 interrupt sources: timers 0 and 1, serial port Tx, serial port Rx, combined serial port Rx/Tx, brownout detect, Watchdog/real-time clock, keyboard, and comparators 1 and 2.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts.


Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the interrupt priority registers IP0, IP0H, IP1, and IP1H. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the start of an instruction, the request of higher priority level is serviced.


If requests of the same priority level are pending at the start of an instruction, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve pending requests of the same priority level.

8.11.1 External interrupt inputs

The P89LPC901/902/903 has a Keypad Interrupt function. This can be used as an external interrupt input.

If enabled when the P89LPC901/902/903 is put into Power-down or Idle mode, the interrupt will cause the processor to wake-up and resume operation. Refer to Section 8.14 "Power reduction modes" for details.





8.12.2 Quasi-bidirectional output configuration

Quasi-bidirectional output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic HIGH, it is weakly driven, allowing an external device to pull the pin LOW. When the pin is driven LOW, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open-drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

The P89LPC901/902/903 is a 3 V device, however, the pins are 5 V-tolerant (except for XTAL1 and XTAL2). In quasi-bidirectional mode, if a user applies 5 V on the pin, there will be a current flowing from the pin to V_{DD} , causing extra power consumption. Therefore, applying 5 V in quasi-bidirectional mode is discouraged.

A quasi-bidirectional port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.3 Open-drain output configuration

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic '0'. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to V_{DD} .

An open-drain port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.4 Input-only configuration

The input-only port configuration has no output drivers. It is a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.5 Push-pull output configuration

The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic '1'. The push-pull mode may be used when more source current is needed from a port output. A push-pull port pin has a Schmitt-triggered input that also has a glitch suppression circuit.

8.12.6 Port 0 analog functions

The P89LPC901/902/903 incorporates an Analog Comparator. In order to give the best analog function performance and to minimize power consumption, pins that are being used for analog functions must have the digital outputs and digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input-Only (high impedance) mode as described in Section 8.12.4 "Input-only configuration".

Digital inputs on Port 0 may be disabled through the use of the PT0AD register. On any reset, the PT0AD bits default to '0's to enable digital functions.

8.14.1 Idle mode

Idle mode leaves peripherals running in order to allow them to activate the processor when an interrupt is generated. Any enabled interrupt source or reset may terminate Idle mode.

8.14.2 Power-down mode

The Power-down mode stops the oscillator in order to minimize power consumption. The P89LPC901/902/903 exits Power-down mode via any reset, or certain interrupts. In Power-down mode, the power supply voltage may be reduced to the RAM keep-alive voltage V_{RAM} . This retains the RAM contents at the point where Power-down mode was entered. SFR contents are not guaranteed after V_{DD} has been lowered to V_{RAM} , therefore it is highly recommended to wake up the processor via reset in this case. V_{DD} must be raised to within the operating range before the Power-down mode is exited.

Some chip functions continue to operate and draw power during Power-down mode, increasing the total power used during Power-down. These include: Brownout detect, Watchdog Timer, Comparators (note that Comparators can be powered-down separately), and Real-Time Clock (RTC)/System Timer. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock **and** the RTC is enabled.

8.14.3 Total Power-down mode

This is the same as Power-down mode except that the brownout detection circuitry and the voltage comparators are also disabled to conserve additional power. The internal RC oscillator is disabled unless both the RC oscillator has been selected as the system clock **and** the RTC is enabled. If the internal RC oscillator is used to clock the RTC during Power-down, there will be high power consumption. Please use an external low frequency clock to achieve low power with the Real-Time Clock running during Power-down.

8.15 Reset

The P1.5/RST pin can function as either an active-LOW reset input or as a digital input, P1.5. The RPE (Reset Pin Enable) bit in UCFG1, when set to '1', enables the external reset input function on P1.5. When cleared, P1.5 may be used as an input pin.

Remark: During a power-up sequence, the RPE selection is overridden and this pin will always function as a reset input. An external circuit connected to this pin should not hold this pin LOW during a power-on sequence as this will keep the device in reset. After power-up this input will function either as an external reset input or as a digital input as defined by the RPE bit. Only a power-up reset will temporarily override the selection defined by RPE bit. Other sources of reset will not override the RPE bit.

Remark: During a power cycle, V_{DD} must fall below V_{POR} (see Table 13 "DC electrical characteristics") before power is reapplied, in order to ensure a power-on reset.

Reset can be triggered from the following sources:

- External reset pin (during power-up or if user configured via UCFG1. This option must be used for an oscillator frequency above 12 MHz.)
- Power-on detect
- Brownout detect
- Watchdog Timer
- Software reset
- UART break character detect reset (P80LPC903).

For every reset source, there is a flag in the Reset Register, RSTSRC. The user can read this register to determine the most recent reset source. These flag bits can be cleared in software by writing a '0' to the corresponding bit. More than one flag bit may be set:

- During a power-on reset, both POF and BOF are set but the other flag bits are cleared.
- For any other reset, previously set flag bits that have not been cleared will remain set.

8.16 Timers/counters 0 and 1

The P89LPC901/902/903 has two general purpose timers which are similar to the standard 80C51 Timer 0 and Timer 1. These timers have four operating modes (modes 0, 1, 2, and 3). Modes 0, 1, and 2 are the same for both Timers. Mode 3 is different.

8.16.1 Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. In this mode, the Timer register is configured as a 13-bit register. Mode 0 operation is the same for Timer 0 and Timer 1.

8.16.2 Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register are used.

8.16.3 Mode 2

Mode 2 configures the Timer register as an 8-bit Counter with automatic reload. Mode 2 operation is the same for Timer 0 and Timer 1.

8.16.4 Mode 3

When Timer 1 is in Mode 3 it is stopped. Timer 0 in Mode 3 forms two separate 8-bit counters and is provided for applications that require an extra 8-bit timer. When Timer 1 is in Mode 3 it can still be used by the serial port as a baud rate generator.

8.16.5 Mode 6 (P89LPC901)

In this mode, the corresponding timer can be changed to a PWM with a full period of 256 timer clocks.

Product data

8.26.6 In-application programming

In-Application Programming is performed in the application under the control of the microcontroller's firmware. The IAP facility consists of internal hardware resources to facilitate programming and erasing. The Philips In-Application Programming has made in-application programming in an embedded application possible without additional components. This is accomplished through the use of four SFRs consisting of a control/status register, a data register, and two address registers. Additional details may be found in the *P89LPC901/902/903 User's Manual*.

8.26.7 Using flash as data storage

The Flash code memory array of this device supports individual byte erasing and programming. Any byte in the code memory array may be read using the MOVC instruction, provided that the sector containing the byte has not been secured (a MOVC instruction is not allowed to read code memory contents of a secured sector). Thus any byte in a non-secured sector may be used for non-volatile data storage.

8.26.8 User configuration bytes

Some user-configurable features of the P89LPC901/902/903 must be defined at power-up and therefore cannot be set by the program after start of execution. These features are configured through the use of the Flash byte UCFG1. Please see the *P89LPC901/902/903 User's Manual* for additional details.

8.26.9 User sector security bytes

There are four User Sector Security Bytes, each corresponding to one sector. Please see the *P89LPC901/902/903 User's Manual* for additional details.

Table 13: DC electrical characteristics...continued

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.

 T_{amb} = -40 °C to +85 °C for industrial, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ^[1]	Max	Unit
V_{BO}	brownout trip voltage with BOV = '1', BOPD = '0'	$2.4 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$	2.40	-	2.70	V
V_{REF}	bandgap reference voltage		1.11	1.23	1.34	V
$TC_{(VREF)}$	bandgap temperature coefficient		-	10	20	ppm/ °C

- [1] Typical ratings are not guaranteed. The values listed are at room temperature, 3 V.
- [2] The I_{DD(oper)}, I_{PD(idle)} specifications are measured using an external clock with the following functions disabled: comparators, brownout detect, and Watchdog timer (P89LPC901).
- [3] The I_{DD(oper)}, I_{PD(idle)} specifications are measured with the following functions disabled: comparators, brownout detect, and Watchdog timer (P89LPC902, P89LPC903).
- [4] Pin capacitance is characterized but not tested.
- [5] Measured with port in quasi-bidirectional mode.
- [6] Measured with port in high-impedance mode.
- [7] Ports in quasi-bidirectional mode with weak pull-up (applies to all port pins with pull-ups)
- [8] Port pins source a transition current when used in quasi-bidirectional mode and externally driven from '1' to '0'. This current is highest when V_{IN} is approximately 2 V.

11. Dynamic characteristics

Table 14: AC characteristics

 V_{DD} = 2.4 V to 3.6 V, unless otherwise specified.


 $T_{amb} = -40 \,^{\circ}C$ to +85 $^{\circ}C$ for industrial, unless otherwise specified.[1]

Symbol	Parameter	Conditions	Variable	clock	f _{osc} = 1	Unit	
			Min	Max	Min	Max	
f _{RCOSC}	internal RC oscillator frequency (nominal f = 7.3728 MHz) trimmed to \pm 1% at T_{amb} = 25 °C		7.189	7.557	7.189	7.557	MHz
f _{WDOSC}	internal Watchdog oscillator frequency (nominal f = 400 kHz)		320	520	320	520	kHz
Crystal osc	cillator (P89LPC901)						
f _{osc}	oscillator frequency		0	12	-	-	MHz
t _{CLCL}	clock cycle	see Figure 22	83	-	-	-	ns
f _{CLKP}	CLKLP active frequency		0	8	-	-	MHz
Glitch filter	r						
	glitch rejection, P1.5/RST pin		-	50	-	50	ns
	signal acceptance, P1.5/RST pin		125	-	125	-	ns
	glitch rejection, any pin except P1.5/RST		-	15	-	15	ns
	signal acceptance, any pin except P1.5/RST		50	-	50	-	ns
External cl	ock (P89LPC901)						
t _{CHCX}	HIGH time	see Figure 22	33	t _{CLCL} - t _{CLCX}	33	-	ns
t _{CLCX}	LOW time	see Figure 22	33	t _{CLCL} - t _{CHCX}	33	-	ns
t _{CLCH}	rise time	see Figure 22	-	8	-	8	ns
t _{CHCL}	fall time	see Figure 22	-	8	-	8	ns
Shift regist	ter (UART mode 0 - P89LPC903)						
t _{XLXL}	serial port clock cycle time	see Figure 21	16 t _{CLCL}	-	1333	-	ns
t _{QVXH}	output data set-up to clock rising edge	see Figure 21	13 t _{CLCL}	-	1083	-	ns
t _{XHQX}	output data hold after clock rising edge	see Figure 21	-	t _{CLCL} + 20	-	103	ns
t _{XHDX}	input data hold after clock rising edge	see Figure 21	-	0	-	0	ns
t _{DVXH}	input data valid to clock rising edge	see Figure 21	150	-	150	-	ns

^[1] Parameters are valid over operating temperature range unless otherwise specified. Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.

DIP8: plastic dual in-line package; 8 leads (300 mil)

SOT97-1



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.14	0.53 0.38	1.07 0.89	0.36 0.23	9.8 9.2	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	1.15
inches	0.17	0.02	0.13	0.068 0.045	0.021 0.015	0.042 0.035	0.014 0.009	0.39 0.36	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.045

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT97-1	050G01	MO-001	SC-504-8			99-12-27 03-02-13

Fig 24. SOT97-1 (DIP8).

Contents

1	General description	. 1	8.16.6	Timer overflow toggle output (P89LPC901) 3	5
2	Features	. 1	8.17	Real-Time clock/system timer	
2.1	Principal features		8.18	UART (P89LPC903)	5
2.2	Additional features		8.18.1	Mode 0	5
	Ordering information		8.18.2	Mode 1	5
.			8.18.3	Mode 2	5
3.1	Ordering options		8.18.4	Mode 3	6
4	Block diagram		8.18.5	Baud rate generator and selection 3	
5	Pinning information	. 7	8.18.6	Framing error	
5.1	Pinning	. 7	8.18.7	Break detect	
5.2	Pin description	. 8	8.18.8	Double buffering	6
6	Logic symbols	12	8.18.9	Transmit interrupts with double buffering	_
7	Special function registers	14	8.18.10	enabled (Modes 1, 2 and 3)	1
8	Functional description	24	0.10.10	3)	7
8.1	Enhanced CPU		8.19	Analog comparators	
8.2	Clocks	24	8.20	Internal reference voltage	
8.2.1	Clock definitions	24	8.21	Comparator interrupt	
8.2.2	CPU clock (OSCCLK)	24	8.22	Comparator and power reduction modes	
8.2.3	Low speed oscillator option (P89LPC901)	24	8.23	Keypad interrupt (KBI)	
8.2.4	Medium speed oscillator option (P89LPC901)		8.24	Watchdog timer	
8.2.5	High speed oscillator option (P89LPC901)		8.25	Additional features	
8.2.6	Clock output (P89LPC901)		8.25.1	Software reset	
8.3	On-chip RC oscillator option		8.25.2	Dual data pointers	
8.4	Watchdog oscillator option		8.26	Flash program memory	
8.5	External clock input option (P89LPC901)		8.26.1	General description	
8.6	CPU CLock (CCLK) wake-up delay		8.26.2	Features	
8.7	CPU CLOCK (CCLK) modification: DIVM register	27	8.26.3	Flash organization	
8.8	Low power select		8.26.4		
8.9	Memory organization		8.26.5	Flash programming and erasing	
B.10	Data RAM arrangement		8.26.6	In-circuit programming (ICP)	
B.11	Interrupts		8.26.7	Using flash as data storage	
B.11.1	External interrupt inputs		8.26.8	User configuration bytes4	
8.12	I/O ports		8.26.9		
B.12.1	Port configurations			User sector security bytes	
B.12.2	Quasi-bidirectional output configuration		9	Limiting values	
8.12.3	Open-drain output configuration		10	Static characteristics 4	4
8.12.4	Input-only configuration		11	Dynamic characteristics 4	6
8.12.5	Push-pull output configuration		12	Comparator electrical characteristics 4	8
8.12.6	Port 0 analog functions	31	13	Package outline 4	9
8.12.7	Additional port features		14	Revision history	1
8.13	Power monitoring functions		15	Data sheet status	
8.13.1	Brownout detection		-		
8.13.2	Power-on detection	32	16	Definitions 5	
8.14	Power reduction modes		17	Disclaimers	2
8.14.1	Idle mode				
8.14.2	Power-down mode				
8.14.3	Total Power-down mode				
8.15	Reset				
8.16	Timers/counters 0 and 1				
8.16.1	Mode 0				
8.16.2	Mode 1				
8.16.3	Mode 2				
8.16.4	Mode 3				
R 16 5	Mode 6 (P891 PC901)	34			

© Koninklijke Philips Electronics N.V. 2004. Printed in the U.S.A.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 17 December 2004

Document order number: 9397 750 14465



Let's make things better.