Lattice Semiconductor Corporation - LFE3-70E-6FN484C Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	8375
Number of Logic Elements/Cells	67000
Total RAM Bits	4526080
Number of I/O	295
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-70e-6fn484c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 2-4. General Purpose PLL Diagram



Table 2-4 provides a description of the signals in the PLL blocks.

Table 2-4. PLL Blocks	Signal Descriptions
-----------------------	---------------------

Signal	I/O	Description					
CLKI	I	Clock input from external pin or routing					
CLKFB	I	LL feedback input from CLKOP, CLKOS, or from a user clock (pin or logic)					
RST		1" to reset PLL counters, VCO, charge pumps and M-dividers					
RSTK	I	"1" to reset K-divider					
WRDEL	1	DPA Fine Delay Adjust input					
CLKOS	0	PLL output to clock tree (phase shifted/duty cycle changed)					
CLKOP	0	PLL output to clock tree (no phase shift)					
CLKOK	0	PLL output to clock tree through secondary clock divider					
CLKOK2	0	PLL output to clock tree (CLKOP divided by 3)					
LOCK	0	"1" indicates PLL LOCK to CLKI					
FDA [3:0]	1	Dynamic fine delay adjustment on CLKOS output					
DRPAI[3:0]		Dynamic coarse phase shift, rising edge setting					
DFPAI[3:0]	I	Dynamic coarse phase shift, falling edge setting					

Delay Locked Loops (DLL)

In addition to PLLs, the LatticeECP3 family of devices has two DLLs per device.

CLKI is the input frequency (generated either from the pin or routing) for the DLL. CLKI feeds into the output muxes block to bypass the DLL, directly to the DELAY CHAIN block and (directly or through divider circuit) to the reference input of the Phase Detector (PD) input mux. The reference signal for the PD can also be generated from the Delay Chain signals. The feedback input to the PD is generated from the CLKFB pin or from a tapped signal from the Delay chain.

The PD produces a binary number proportional to the phase and frequency difference between the reference and feedback signals. Based on these inputs, the ALU determines the correct digital control codes to send to the delay

chain in order to better match the reference and feedback signals. This digital code from the ALU is also transmitted via the Digital Control bus (DCNTL) bus to its associated Slave Delay lines (two per DLL). The ALUHOLD input allows the user to suspend the ALU output at its current value. The UDDCNTL signal allows the user to latch the current value on the DCNTL bus.

The DLL has two clock outputs, CLKOP and CLKOS. These outputs can individually select one of the outputs from the tapped delay line. The CLKOS has optional fine delay shift and divider blocks to allow this output to be further modified, if required. The fine delay shift block allows the CLKOS output to phase shifted a further 45, 22.5 or 11.25 degrees relative to its normal position. Both the CLKOS and CLKOP outputs are available with optional duty cycle correction. Divide by two and divide by four frequencies are available at CLKOS. The LOCK output signal is asserted when the DLL is locked. Figure 2-5 shows the DLL block diagram and Table 2-5 provides a description of the DLL inputs and outputs.

The user can configure the DLL for many common functions such as time reference delay mode and clock injection removal mode. Lattice provides primitives in its design tools for these functions.





* This signal is not user accessible. This can only be used to feed the slave delay line.

Secondary Clock/Control Sources

LatticeECP3 devices derive eight secondary clock sources (SC0 through SC7) from six dedicated clock input pads and the rest from routing. Figure 2-14 shows the secondary clock sources. All eight secondary clock sources are defined as inputs to a per-region mux SC0-SC7. SC0-SC3 are primary for control signals (CE and/or LSR), and SC4-SC7 are for clock and high fanout data.

In an actual implementation, there is some overlap to maximize routability. In addition to SC0-SC3, SC7 is also an input to the control signals (LSR or CE). SC0-SC2 are also inputs to clocks along with SC4-SC7. High fanout logic signals (LUT inputs) will utilize the X2 and X0 switches where SC0-SC7 are inputs to X2 switches, and SC4-SC7 are inputs to X0 switches. Note that through X0 switches, SC4-SC7 can also access control signals CE/LSR.





Note: Clock inputs can be configured in differential or single-ended mode.

Secondary Clock/Control Routing

Global secondary clock is a secondary clock that is distributed to all regions. The purpose of the secondary clock routing is to distribute the secondary clock sources to the secondary clock regions. Secondary clocks in the LatticeECP3 devices are region-based resources. Certain EBR rows and special vertical routing channels bind the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP slice in the DSP row or the center of the DSP row. Figure 2-15 shows this special vertical routing channel and the 20 secondary clock regions for the LatticeECP3 family of devices. All devices in the LatticeECP3 family have eight

Figure 2-16. Per Region Secondary Clock Selection



Slice Clock Selection

Figure 2-17 shows the clock selections and Figure 2-18 shows the control selections for Slice0 through Slice2. All the primary clocks and seven secondary clocks are routed to this clock selection mux. Other signals can be used as a clock input to the slices via routing. Slice controls are generated from the secondary clocks/controls or other signals connected via routing.

If none of the signals are selected for both clock and control then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

Figure 2-17. Slice0 through Slice2 Clock Selection



Figure 2-18. Slice0 through Slice2 Control Selection



Edge Clock Sources

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in Figure 2-19.





1. Clock inputs can be configured in differential or single ended mode.

- 2. The two DLLs can also drive the two top edge clocks.
- 3. The top left and top right PLL can also drive the two top edge clocks.

Edge Clock Routing

LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top, left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge clock muxes on the left and right sides of the device. Figure 2-20 shows the selection muxes for these clocks.



Figure 2-20. Sources of Edge Clock (Left and Right Edges)

The edge clocks have low injection delay and low skew. They are used to clock the I/O registers and thus are ideal for creating I/O interfaces with a single clock signal and a wide data bus. They are also used for DDR Memory or Generic DDR interfaces.

Input signals are fed from the sysl/O buffer to the input register block (as signal DI). If desired, the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and, in selected blocks, the input to the DQS delay block. If an input delay is desired, designers can select either a fixed delay or a dynamic delay DEL[3:0]. The delay, if selected, reduces input register hold time requirements when using a global clock.

The input block allows three modes of operation. In single data rate (SDR) the data is registered with the system clock by one of the registers in the single data rate sync register block.

In DDR mode, two registers are used to sample the data on the positive and negative edges of the modified DQS (ECLKDQSR) in the DDR Memory mode or ECLK signal when using DDR Generic mode, creating two data streams. Before entering the core, these two data streams are synchronized to the system clock to generate two data streams.

A gearbox function can be implemented in each of the input registers on the left and right sides. The gearbox function takes a double data rate signal applied to PIOA and converts it as four data streams, INA, IPA, INB and IPB. The two data streams from the first set of DDR registers are synchronized to the edge clock and then to the system clock before entering the core. Figure 2-30 provides further information on the use of the gearbox function.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred to the system clock domain from the ECLKDQSR (DDR Memory Interface mode) or ECLK (DDR Generic mode). The DDRLAT signal is used to ensure the data transfer from the synchronization registers to the clock transfer and gearbox registers.

The ECLKDQSR, DDRCLKPOL and DDRLAT signals are generated in the DQS Read Control Logic Block. See Figure 2-37 for an overview of the DQS read control logic.

Further discussion about using the DQS strobe in this module is discussed in the DDR Memory section of this data sheet.

Please see TN1180, LatticeECP3 High-Speed I/O Interface for more information on this topic.



Figure 2-33. ECP3-70/95 (E or EA) Input Register Block for Left, Right and Top Edges

Output Register Block

The output register block registers signals from the core of the device before they are passed to the sysl/O buffers. The blocks on the left and right PIOs contain registers for SDR and full DDR operation. The topside PIO block is the same as the left and right sides except it does not support ODDRX2 gearing of output logic. ODDRX2 gearing is used in DDR3 memory interfaces. The PIO blocks on the bottom contain the SDR registers and generic DDR interface without gearing.

Figure 2-34 shows the Output Register Block for PIOs on the left and right edges.

In SDR mode, OPOSA feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a Dtype or latch. In DDR mode, two of the inputs are fed into registers on the positive edge of the clock. At the next clock cycle, one of the registered outputs is also latched.

A multiplexer running off the same clock is used to switch the mux between the 11 and 01 inputs that will then feed the output.

A gearbox function can be implemented in the output register block that takes four data streams: OPOSA, ONEGA, OPOSB and ONEGB. All four data inputs are registered on the positive edge of the system clock and two of them are also latched. The data is then output at a high rate using a multiplexer that runs off the DQCLK0 and DQCLK1 clocks. DQCLK0 and DQCLK1 are used in this case to transfer data from the system clock to the edge clock domain. These signals are generated in the DQS Write Control Logic block. See Figure 2-37 for an overview of the DQS write control logic.

Please see TN1180, LatticeECP3 High-Speed I/O Interface for more information on this topic.

Further discussion on using the DQS strobe in this module is discussed in the DDR Memory section of this data sheet.



Figure 2-34. ECP3-70/95 (E or EA) Output and Tristate Block for Left and Right Edges

Tristate Register Block

The tristate register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation and an additional register for DDR operation.

In SDR and non-gearing DDR modes, TS input feeds one of the flip-flops that then feeds the output. In DDRX2 mode, the register TS input is fed into another register that is clocked using the DQCLK0 and DQCLK1 signals. The output of this register is used as a tristate control.

ISI Calibration

The setting for Inter-Symbol Interference (ISI) cancellation occurs in the output register block. ISI correction is only available in the DDRX2 modes. ISI calibration settings exist once per output register block, so each I/O in a DQS-12 group may have a different ISI calibration setting.

The ISI block extends output signals at certain times, as a function of recent signal history. So, if the output pattern consists of a long strings of 0's to long strings of 1's, there are no delays on output signals. However, if there are quick, successive transitions from 010, the block will stretch out the binary 1. This is because the long trail of 0's will cause these symbols to interfere with the logic 1. Likewise, if there are quick, successive transitions from 101, the block will stretch out the binary 0. This block is controlled by a 3-bit delay control that can be set in the DQS control logic block.

For more information about this topic, please see the list of technical documentation at the end of this data sheet.

To accomplish write leveling in DDR3, each DQS group has a slightly different delay that is set by DYN DELAY[7:0] in the DQS Write Control logic block. The DYN DELAY can set 128 possible delay step settings. In addition, the most significant bit will invert the clock for a 180-degree shift of the incoming clock.

LatticeECP3 input and output registers can also support DDR gearing that is used to receive and transmit the high speed DDR data from and to the DDR3 Memory.

LatticeECP3 supports the 1.5V SSTL I/O standard required for the DDR3 memory interface. In addition, it supports on-chip termination to VTT on the DDR3 memory input pins. For more information, refer to the sysIO section of this data sheet.

Please see TN1180, <u>LatticeECP3 High-Speed I/O Interface</u> for more information on DDR Memory interface implementation in LatticeECP3.

sysl/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVDS, BLVDS, HSTL, SSTL Class I & II, LVCMOS, LVTTL, LVPECL, PCI.

sysl/O Buffer Banks

LatticeECP3 devices have six sysl/O buffer banks: six banks for user I/Os arranged two per side. The banks on the bottom side are wraparounds of the banks on the lower right and left sides. The seventh sysl/O buffer bank (Configuration Bank) is located adjacent to Bank 2 and has dedicated/shared I/Os for configuration. When a shared pin is not used for configuration it is available as a user I/O. Each bank is capable of supporting multiple I/O standards. Each sysl/O bank has its own I/O supply voltage (V_{CCIO}). In addition, each bank, except the Configuration Bank, has voltage references, V_{REF1} and V_{REF2} , which allow it to be completely independent from the others. The Configuration Bank top side shares V_{REF1} and V_{REF2} from sysl/O bank 1 and right side shares V_{REF1} and V_{REF2} from sysl/O bank 2. Figure 2-38 shows the seven banks and their associated supplies.

In LatticeECP3 devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS and PCI) are powered using V_{CCIO} . LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold inputs independent of V_{CCIO} .

Each bank can support up to two separate V_{REF} voltages, V_{REF1} and V_{REF2} , that set the threshold for the referenced input buffers. Some dedicated I/O pins in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

Figure 2-40. SERDES/PCS Quads (LatticeECP3-150)



Table 2-13. LatticeECP3 SERDES Standard Support

Standard	Data Rate (Mbps)	Number of General/Link Width	Encoding Style
PCI Express 1.1	2500	x1, x2, x4	8b10b
Gigabit Ethernet	1250, 2500	x1	8b10b
SGMII	1250	x1	8b10b
XAUI	3125	x4	8b10b
Serial RapidIO Type I, Serial RapidIO Type II, Serial RapidIO Type III	1250, 2500, 3125	x1, x4	8b10b
CPRI-1, CPRI-2, CPRI-3, CPRI-4	614.4, 1228.8, 2457.6, 3072.0	x1	8b10b
SD-SDI (259M, 344M)	143 ¹ , 177 ¹ , 270, 360, 540	x1	NRZI/Scrambled
HD-SDI (292M)	1483.5, 1485	x1	NRZI/Scrambled
3G-SDI (424M)	2967, 2970	x1	NRZI/Scrambled
SONET-STS-32	155.52	x1	N/A
SONET-STS-12 ²	622.08	x1	N/A
SONET-STS-48 ²	2488	x1	N/A

1. For slower rates, the SERDES are bypassed and CML signals are directly connected to the FPGA routing.

2. The SONET protocol is supported in 8-bit SERDES mode. See TN1176 Lattice ECP3 SERDES/PCS Usage Guide for more information.

Package	ECP3-17	ECP3-35	ECP3-70	ECP3-95	ECP3-150
256 ftBGA	1	1	—	—	—
484 ftBGA	1	1	1	1	
672 ftBGA	—	1	2	2	2
1156 ftBGA	—	—	3	3	4

Table 2-14. Available SERDES Qua	nds per LatticeECP3 Devices
----------------------------------	-----------------------------

SERDES Block

A SERDES receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and Data Recovery (CDR) and de-serialize the data stream before passing the 8- or 10-bit data to the PCS logic. The SERDES transmitter channel may receive the parallel 8- or 10-bit data, serialize the data and transmit the serial bit stream through the differential drivers. Figure 2-41 shows a single-channel SERDES/PCS block. Each SERDES channel provides a recovered clock and a SERDES transmit clock to the PCS block and to the FPGA core logic.

Each transmit channel, receiver channel, and SERDES PLL shares the same power supply (VCCA). The output and input buffers of each channel have their own independent power supplies (VCCOB and VCCIB).





PCS

As shown in Figure 2-41, the PCS receives the parallel digital data from the deserializer and selects the polarity, performs word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock domain from the recovered clock to the FPGA clock via the Down Sample FIFO.

For the transmit channel, the PCS block receives the parallel data from the FPGA core, encodes it with 8b/10b, selects the polarity and passes the 8/10 bit data to the transmit SERDES channel.

The PCS also provides bypass modes that allow a direct 8-bit or 10-bit interface from the SERDES to the FPGA logic. The PCS interface to the FPGA can also be programmed to run at 1/2 speed for a 16-bit or 20-bit interface to the FPGA logic.

SCI (SERDES Client Interface) Bus

The SERDES Client Interface (SCI) is an IP interface that allows the SERDES/PCS Quad block to be controlled by registers rather than the configuration memory cells. It is a simple register configuration interface that allows SERDES/PCS configuration without power cycling the device.

access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage V_{CCJ} and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards.

For more information, please see TN1169, LatticeECP3 sysCONFIG Usage Guide.

Device Configuration

All LatticeECP3 devices contain two ports that can be used for device configuration. The Test Access Port (TAP), which supports bit-wide configuration, and the sysCONFIG port, support dual-byte, byte and serial configuration. The TAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard 1532 In-System Configuration specification. The sysCONFIG port includes seven I/Os used as dedicated pins with the remaining pins used as dual-use pins. See TN1169, LatticeECP3 sysCONFIG Usage Guide for more information about using the dual-use pins as general purpose I/Os.

There are various ways to configure a LatticeECP3 device:

- 1. JTAG
- 2. Standard Serial Peripheral Interface (SPI and SPIm modes) interface to boot PROM memory
- 3. System microprocessor to drive a x8 CPU port (PCM mode)
- 4. System microprocessor to drive a serial slave SPI port (SSPI mode)
- 5. Generic byte wide flash with a MachXO[™] device, providing control and addressing

On power-up, the FPGA SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration port is selected, it will remain active throughout that configuration cycle. The IEEE 1149.1 port can be activated any time after power-up by sending the appropriate command through the TAP port.

LatticeECP3 devices also support the Slave SPI Interface. In this mode, the FPGA behaves like a SPI Flash device (slave mode) with the SPI port of the FPGA to perform read-write operations.

Enhanced Configuration Options

LatticeECP3 devices have enhanced configuration features such as: decryption support, TransFR™ I/O and dualboot image support.

1. TransFR (Transparent Field Reconfiguration)

TransFR I/O (TFR) is a unique Lattice technology that allows users to update their logic in the field without interrupting system operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device configuration. This allows the device to be field updated with a minimum of system disruption and downtime. See TN1087, <u>Minimizing System Interruption During Configuration Using TransFR Technology</u> for details.

2. Dual-Boot Image Support

Dual-boot images are supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded remotely and stored in a separate location in the configuration storage device. Any time after the update the LatticeECP3 can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the LatticeECP3 device can revert back to the original backup golden configuration and try again. This all can be done without power cycling the system. For more information, please see TN1169, LatticeECP3 sysCONFIG Usage Guide.

Soft Error Detect (SED) Support

LatticeECP3 devices have dedicated logic to perform Cycle Redundancy Code (CRC) checks. During configuration, the configuration data bitstream can be checked with the CRC logic block. In addition, the LatticeECP3 device

LatticeECP3 External Switching Characteristics (Continued)^{1, 2}

Over Recommended Commercial C	Operating Conditions
--------------------------------------	-----------------------------

			-8		-7		-7 -		
Parameter	Description	Device	Min.	Max.	Min.	Max.	Min.	Max.	Units
f _{MAX_GDDR}	DDRX1 Clock Frequency	ECP3-70E/95E	—	250		250	—	250	MHz
Generic DDRX1 In Pin for Clock Inp	nputs with Clock and Data (<10 Bits ut	Wide) Centered a	at Pin (GDDRX	1_RX.I	DQS.Ce	ntered) Using	DQS
Left, Right and To	op for Data and Clock								
t _{SUGDDR}	Data Valid After CLK	ECP3-150EA				-			ns
t _{HGDDR}	Data Hold After CLK	ECP3-150EA				—			ns
f _{MAX_GDDR}	DDRX1 Clock Frequency	ECP3-150EA	—				—		ns
Generic DDRX1 II for Clock Input	nputs with Clock and Data (<10 Bits	Wide) Aligned at	Pin (G	DDRX1	_RX.D	QS.Alig	ned) U	sing DC	QS Pin
Left and Right Sig	des		Ύ́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́						
t _{DVACLKGDDR}	Data Setup Before CLK (Left and Right Sides)	ECP3-150EA	-		E				UI
t _{DVECLKGDDR}	Data Hold After CLK (Left and Right Sides)	ECP3-150EA		$\mathbf{\mathbf{C}}$		~		-	UI
f _{MAX_GDDR}	DDRX1 Clock Frequency (Left and Right Sides)	ECP3-150EA	K		T				UI
Top Side		6					•		
t _{DVACLKGDDR}	Data Setup Before CLK (Top Side)	ECP3-150EA	-						UI
t _{DVECLKGDDR}	Data Hold After CLK (Top Side)	ECP3-150EA				—			UI
f _{MAX_GDDR}	DDRX1 Clock Frequency (Top Side)	ECP3-150EA	-		—		—		UI
Generic DDRX2 In Pin for Clock Inp	nputs with Clock and Data (>10 Bits) ut	Wide) Centered a	t Pin (C	DDRX2	2_RX.E	CLK.Ce	entered) Using	PCLK
Left and Right Sid	des								
t _{SUGDDR}	Data Setup Before CLK	ECP3-150EA		—		—			ns
t _{HGDDR}	Data Hold After CLK	ECP3-150EA		—		—			ns
f _{MAX_GDDR}	DDRX2 Clock Frequency	ECP3-150EA	—						MHz
Generic DDRX2	nputs with Clock in the Center of Da	ta Window, Witho	out DLL	³ (GDD	RX2_R	X.ECL	Cente	red)	
t _{SUGDDR}	Data Setup Before CLK	ECP3-70E/95E	260	—	312	—	352		ps
t _{HOGDDR}	Data Hold After CLK	ECP3-70E/95E	260	—	312	—	352		ps
f _{MAX_GDDR}	DDR/DDRX2 Clock Frequency ⁸	ECP3-70E/95E	—	500	—	420	—	375	MHz
Generic DDRX2 In	nputs with Clock and Data (>10 Bits	Wide) Aligned at	Pin (G	DDRX2	RX.EC	CLK.Ali	gned)		
Left and Right Sid	de Using DLLCLKIN Pin for Clock In	put							
t _{DVACLKGDDR}	Data Setup Before CLK (Left and Right Side)	ECP3-150EA	_		_		_		UI
t _{DVECLKGDDR}	Data Hold After CLK (Left and Right Side)	ECP3-150EA		—		—		—	UI
f _{MAX_GDDR}	DDRX1 Clock Frequency (Left and Right Side)	ECP3-150EA	_		_		_		MHz
Top Side Using P	CLK Pin for Clock Input								
t _{DVACLKGDDR}	Data Setup Before CLK (Top Side)	ECP3-150EA	—		—				UI
t _{DVECLKGDDR}	Data Hold After CLK (Top Side)	ECP3-150EA		—		—		—	UI
f _{MAX_GDDR}	DDRX1 Clock Frequency (Top Side)	ECP3-150EA	_		—		—		MHz
Generic DDRX2	nputs with Clock and Data Edges Ali	igned, with DLLD	EL ³ (G	DDRX2	RX.EC	LK.Ali	gned)		
t _{DVACLKGDDR}	Data Valid After CLK	ECP3-70E/95E	—	0.235	—	0.235		0.235	UI

LatticeECP3 sysCONFIG Port Timing Specifications

Parameter	Description	Min.	Max.	Units	
POR, Confi	guration Initialization, and Wakeup				
	Time from the Application of V_{CC} , V_{CCAUX} or V_{CCIO8}^{*} (Whichever	Master mode		23	ms
t _{ICFG}	is the Last to Cross the POR Trip Point) to the Rising Edge of INITN	Slave mode	—	6	ms
t _{VMC}	Time from t _{ICFG} to the Valid Master MCLK		_	5	μs
t _{PRGM}	PROGRAMN Low Time to Start Configuration		25	—	ns
t _{PRGMRJ}	PROGRAMN Pin Pulse Rejection		_	10	ns
t _{DPPINIT}	Delay Time from PROGRAMN Low to INITN Low		—	37	ns
t _{DPPDONE}	Delay Time from PROGRAMN Low to DONE Low		_	37	ns
t _{DINIT}	PROGRAMN High to INITN High Delay			1	ms
t _{MWC}	Additional Wake Master Clock Signals After DONE Pin is High		100	500	cycles
t _{CZ}	MCLK From Active To Low To High-Z		—	300	ns
All Configu	ration Modes				
t _{SUCDI}	Data Setup Time to CCLK/MCLK		5	-	ns
t _{HCDI}	Data Hold Time to CCLK/MCLK		1		ns
t _{CODO}	CCLK/MCLK to DOUT in Flowthrough Mode		-	12	ns
Slave Seria					
t _{SSCH}	CCLK Minimum High Pulse		5	—	ns
t _{SSCL}	CCLK Minimum Low Pulse		5	—	ns
,		Without encryption	_	33	MHz
^T CCLK	CCLK Frequency	With encryption		20	MHz
Master and	Slave Parallel				
t _{SUCS}	CSN[1:0] Setup Time to CCLK/MCLK		7	—	ns
t _{HCS}	CSN[1:0] Hold Time to CCLK/MCLK		1	—	ns
t _{SUWD}	WRITEN Setup Time to CCLK/MCLK		7	—	ns
t _{HWD}	WRITEN Hold Time to CCLK/MCLK		1	—	ns
t _{DCB}	CCLK/MCLK to BUSY Delay Time		_	12	ns
t _{CORD}	CCLK to Out for Read Data		_	12	ns
t _{BSCH}	CCLK Minimum High Pulse		6	—	ns
t _{BSCL}	CCLK Minimum Low Pulse		6	—	ns
t _{BSCYC}	Byte Slave Cycle Time		30	—	ns
4		Without encryption	—	33	MHz
CCLK		With encryption	—	20	MHz
Master and	Slave SPI			•	
t _{CFGX}	INITN High to MCLK Low			80	ns
t _{CSSPI}	INITN High to CSSPIN Low		0.2	2	μs
t _{SOCDO}	MCLK Low to Output Valid		—	15	ns
t _{CSPID}	CSSPIN[0:1] Low to First MCLK Edge Setup Time		0.3		μs
		Without encryption	—	33	MHz
ICCLK	COLK Frequency	With encryption		20	MHz
t _{SSCH}	CCLK Minimum High Pulse	ļ <u> </u>	5	—	ns
t _{SSCL}	CCLK Minimum Low Pulse		5	—	ns
тысн	HOLDN Low Setup Time (Relative to CCLK)		5	—	ns

Over Recommended Operating Conditions

Figure 3-17. sysCONFIG Parallel Port Write Cycle



1. In Master Parallel Mode the FPGA provides CCLK (MCLK). In Slave Parallel Mode the external device provides CCLK.

Figure 3-18. sysCONFIG Master Serial Port Timing



Figure 3-19. sysCONFIG Slave Serial Port Timing







Switching Test Conditions

Figure 3-26 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3-23.

Figure 3-26. Output Test Load, LVTTL and LVCMOS Standards



*CL Includes Test Fixture and Probe Capacitance

Table 3-23.	Test Fixture Red	quired Components	, Non-Terminated	Interfaces

Test Condition	R ₁	R ₂	CL	Timing Ref.	V _T
				LVCMOS 3.3 = 1.5V	
				LVCMOS 2.5 = $V_{CCIO}/2$	—
LVTTL and other LVCMOS settings (L -> H, H -> L)	∞	x	0pF	LVCMOS 1.8 = V _{CCIO} /2	_
				LVCMOS 1.5 = $V_{CCIO}/2$	_
				LVCMOS 1.2 = $V_{CCIO}/2$	_
LVCMOS 2.5 I/O (Z -> H)	8	1MΩ	0pF	V _{CCIO} /2	_
LVCMOS 2.5 I/O (Z -> L)	_1MΩ	8	0pF	V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H -> Z)	× ×	100	0pF	V _{OH} - 0.10	—
LVCMOS 2.5 I/O (L -> Z)	100	8	0pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.

Part Number	Voltage	Grade	Package Pins		Temp.	LUTs (K)
LFE3-70E-6FN484C ¹	1.2V	-6	Lead-Free fpBGA	484	COM	67
LFE3-70E-7FN484C ¹	1.2V	-7	Lead-Free fpBGA	484	COM	67
LFE3-70E-8FN484C ¹	1.2V	-8	Lead-Free fpBGA	484	COM	67
LFE3-70E-6FN672C1	1.2V	-6	Lead-Free fpBGA	672	COM	67
LFE3-70E-7FN672C ¹	1.2V	-7	Lead-Free fpBGA	672	COM	67
LFE3-70E-8FN672C ¹	1.2V	-8	Lead-Free fpBGA	672	COM	67
LFE3-70E-6FN1156C1	1.2V	-6	Lead-Free fpBGA	1156	СОМ	67
LFE3-70E-7FN1156C1	1.2V	-7	Lead-Free fpBGA	1156	СОМ	67
LFE3-70E-8FN1156C1	1.2V	-8	Lead-Free fpBGA	1156	COM	67

1. This device has associated errata. View <u>www.latticesemi.com/documents/ds1021.zip</u> for a description of the errata.

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE3-95EA-6FN484C	1.2V	-6	Lead-Free fpBGA	484	COM	92
LFE3-95EA-7FN484C	1.2V	-7	Lead-Free fpBGA	484	COM	92
LFE3-95EA-8FN484C	1.2V	-8	Lead-Free fpBGA	484	СОМ	92
LFE3-95EA-6FN672C	1.2V	-6	Lead-Free fpBGA	672	COM	92
LFE3-95EA-7FN672C	1.2V	-7	Lead-Free fpBGA	672	СОМ	92
LFE3-95EA-8FN672C	1.2V	-8	Lead-Free fpBGA	672	СОМ	92
LFE3-95EA-6FN1156C	1.2V	-6	Lead-Free fpBGA	1156	СОМ	92
LFE3-95EA-7FN1156C	1.2V	-7	Lead-Free fpBGA	1156	COM	92
LFE3-95EA-8FN1156C	1.2V	-8	Lead-Free fpBGA	1156	COM	92
	2					

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE3-95E-6FN484C ¹	1.2V	-6	Lead-Free fpBGA	484	COM	92
LFE3-95E-7FN484C ¹	1.2V	-7	Lead-Free fpBGA	484	COM	92
LFE3-95E-8FN484C ¹	1.2V	-8	Lead-Free fpBGA	484	COM	92
LFE3-95E-6FN672C ¹	1.2V	-6	Lead-Free fpBGA	672	COM	92
LFE3-95E-7FN672C ¹	1.2V	-7	Lead-Free fpBGA	672	COM	92
LFE3-95E-8FN672C1	1.2V	-8	Lead-Free fpBGA	672	COM	92
LFE3-95E-6FN1156C1	1.2V	-6	Lead-Free fpBGA	1156	COM	92
LFE3-95E-7FN1156C1	1.2V	-7	Lead-Free fpBGA	1156	COM	92
LFE3-95E-8FN1156C1	1.2V	-8	Lead-Free fpBGA	1156	COM	92

1. This device has associated errata. View www.latticesemi.com/documents/ds1021.zip for a description of the errata.

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE3-150EA-6FN672C	1.2V	-6	Lead-Free fpBGA	672	COM	149
LFE3-150EA-7FN672C	1.2V	-7	Lead-Free fpBGA	672	COM	149
LFE3-150EA-8FN672C	1.2V	-8	Lead-Free fpBGA	672	COM	149
LFE3-150EA-6FN1156C	1.2V	-6	Lead-Free fpBGA	1156	COM	149
LFE3-150EA-7FN1156C	1.2V	-7	Lead-Free fpBGA	1156	COM	149
LFE3-150EA-8FN1156C	1.2V	-8	Lead-Free fpBGA	1156	COM	149

Date	Version	Section	Change Summary			
November 2009 (cont.)	01.5 (cont.)	Architecture (cont.)	Updated Table 2-13, SERDES Standard Support to include SONET/ SDH and updated footnote 2.			
	DC and Switching Characterisitcs		Added footnote to ESD Performance table.			
			Updated SERDES Power Supply Requirements table and footnotes.			
			Updated Maximum I/O Buffer Speed table.			
			Updated Pin-to-Pin Peformance table.			
			Updated sysCLOCK PLL Timing table.			
			Updated DLL timing table.			
			Updated High-Speed Data Transmitter tables.			
			Updated High-Speed Data Receiver table.			
			Updated footnote for Receiver Total Jitter Tolerance Specification table.			
			Updated Periodic Receiver Jitter Tolerance Specification table.			
			Updated SERDES External Reference Clock Specification table.			
			Updated PCI Express Electrical and Timing AC and DC Characteristics.			
			Deleted Reference Clock table for PCI Express Electrical and Timing AC and DC Characteristics.			
			Updated SMPTE AC/DC Characteristics Transmit table.			
			Updated Mini LVDS table.			
			Updated RSDS table.			
		•. C	Added Supply Current (Standby) table for EA devices.			
			Updated Internal Switching Characteristics table.			
			Updated Register-to-Register Performance table.			
			Added HDMI Electrical and Timing Characteristics data.			
			Updated Family Timing Adders table.			
			Updated sysCONFIG Port Timing Specifications table.			
			Updated Recommended Operating Conditions table.			
			Updated Hot Socket Specifications table.			
			Updated Single-Ended DC table.			
			Updated TRLVDS table and figure.			
			Updated Serial Data Input Specifications table.			
			Updated HDMI Transmit and Receive table.			
		Ordering Information	Added LFE3-150EA "TW" devices and footnotes to the Commercial and Industrial tables.			
March 2010	01.6	Architecture	Added Read-Before-Write information.			
		DC and Switching	Added footnote #6 to Maximum I/O Buffer Speed table.			
		Characteristics	Corrected minimum operating conditions for input and output differential voltages in the Point-to-Point LVDS table.			
		Pinout Information	Added pin information for the LatticeECP3-70EA and LatticeECP3- 95EA devices.			
	U	Ordering Information	Added ordering part numbers for the LatticeECP3-70EA and LatticeECP3-95EA devices.			
			Removed dual mark information.			