

Welcome to **E-XFL.COM** 

# **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	11500
Number of Logic Elements/Cells	92000
Total RAM Bits	4526080
Number of I/O	490
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1156-BBGA
Supplier Device Package	1156-FPBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfe3-95e-8fn1156i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

chain in order to better match the reference and feedback signals. This digital code from the ALU is also transmitted via the Digital Control bus (DCNTL) bus to its associated Slave Delay lines (two per DLL). The ALUHOLD input allows the user to suspend the ALU output at its current value. The UDDCNTL signal allows the user to latch the current value on the DCNTL bus.

The DLL has two clock outputs, CLKOP and CLKOS. These outputs can individually select one of the outputs from the tapped delay line. The CLKOS has optional fine delay shift and divider blocks to allow this output to be further modified, if required. The fine delay shift block allows the CLKOS output to phase shifted a further 45, 22.5 or 11.25 degrees relative to its normal position. Both the CLKOS and CLKOP outputs are available with optional duty cycle correction. Divide by two and divide by four frequencies are available at CLKOS. The LOCK output signal is asserted when the DLL is locked. Figure 2-5 shows the DLL block diagram and Table 2-5 provides a description of the DLL inputs and outputs.

The user can configure the DLL for many common functions such as time reference delay mode and clock injection removal mode. Lattice provides primitives in its design tools for these functions.


**Delay Chain** ALUHOLD □ Delav0 CLKOP Cycle Delay1 Output ÷4 Muxes Delay2 ÷2 Duty Cycle 50% (from routing Reference **CLKOS** Delay3 <u>÷4</u> Phase ÷2 Arithmetic Logic Unit Detector from CLKOP (DLL internal), from clock net (CLKOP) or from a use clock (pin or logic) LOCK CLKFB [ Lock Detect DCNTL[5:0]\* Digital DIFF UDDCNTL \_\_\_ Control Output RSTN === INCO INCI = GRAYO[5:0] GRAYI[5:0]

Figure 2-5. Delay Locked Loop Diagram (DLL)

### **Primary Clock Routing**

The purpose of the primary clock routing is to distribute primary clock sources to the destination quadrants of the device. A global primary clock is a primary clock that is distributed to all quadrants. The clock routing structure in LatticeECP3 devices consists of a network of eight primary clock lines (CLK0 through CLK7) per quadrant. The primary clocks of each quadrant are generated from muxes located in the center of the device. All the clock sources are connected to these muxes. Figure 2-12 shows the clock routing for one quadrant. Each quadrant mux is identical. If desired, any clock can be routed globally.

Figure 2-12. Per Quadrant Primary Clock Selection



## **Dynamic Clock Control (DCC)**


The DCC (Quadrant Clock Enable/Disable) feature allows internal logic control of the quadrant primary clock network. When a clock network is disabled, all the logic fed by that clock does not toggle, reducing the overall power consumption of the device.

# Dynamic Clock Select (DCS)

The DCS is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources without any glitches or runt pulses. This is achieved regardless of when the select signal is toggled. There are two DCS blocks per quadrant; in total, there are eight DCS blocks per device. The inputs to the DCS block come from the center muxes. The output of the DCS is connected to primary clocks CLK6 and CLK7 (see Figure 2-12).

Figure 2-13 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, please see the list of technical documentation at the end of this data sheet.

Figure 2-13. DCS Waveforms



secondary clock resources per region (SC0 to SC7). The same secondary clock routing can be used for control signals.

Table 2-6. Secondary Clock Regions

Device	Number of Secondary Clock Regions
ECP3-17	16
ECP3-35	16
ECP3-70	20
ECP3-95	20
ECP3-150	36

Figure 2-15. LatticeECP3-70 and LatticeECP3-95 Secondary Clock Regions

Vertical Routing Channel Regional Boundary





Figure 2-16. Per Region Secondary Clock Selection



### Slice Clock Selection

Figure 2-17 shows the clock selections and Figure 2-18 shows the control selections for Slice0 through Slice2. All the primary clocks and seven secondary clocks are routed to this clock selection mux. Other signals can be used as a clock input to the slices via routing. Slice controls are generated from the secondary clocks/controls or other signals connected via routing.

If none of the signals are selected for both clock and control then the default value of the mux output is 1. Slice 3 does not have any registers; therefore it does not have the clock or control muxes.

Figure 2-17. Slice0 through Slice2 Clock Selection






Figure 2-18. Slice0 through Slice2 Control Selection



This allows designers to use highly parallel implementations of DSP functions. Designers can optimize DSP performance vs. area by choosing appropriate levels of parallelism. Figure 2-23 compares the fully serial implementation to the mixed parallel and serial implementation.

Figure 2-23. Comparison of General DSP and LatticeECP3 Approaches



# LatticeECP3 sysDSP Slice Architecture Features

The LatticeECP3 sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The LatticeECP3 sysDSP Slice supports many functions that include the following:

- Multiply (one 18x36, two 18x18 or four 9x9 Multiplies per Slice)
- Multiply (36x36 by cascading across two sysDSP slices)
- Multiply Accumulate (up to 18x36 Multipliers feeding an Accumulator that can have up to 54-bit resolution)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18x18 Multiplies feed into an accumulator that can accumulate up to 52 bits)
- Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading across DSP slices
  - Minimizes fabric use for common DSP and ALU functions
  - Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
  - Provides matching pipeline registers
  - Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- Flexible and Powerful Arithmetic Logic Unit (ALU) Supports:
  - Dynamically selectable ALU OPCODE
  - Ternary arithmetic (addition/subtraction of three inputs)
  - Bit-wise two-input logic operations (AND, OR, NAND, NOR, XOR and XNOR)
  - Eight flexible and programmable ALU flags that can be used for multiple pattern detection scenarios, such

- as, overflow, underflow and convergent rounding, etc.
- Flexible cascading across slices to get larger functions
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

For most cases, as shown in Figure 2-24, the LatticeECP3 DSP slice is backwards-compatible with the LatticeECP2™ sysDSP block, such that, legacy applications can be targeted to the LatticeECP3 sysDSP slice. The functionality of one LatticeECP2 sysDSP Block can be mapped into two adjacent LatticeECP3 sysDSP slices, as shown in Figure 2-25.

Figure 2-24. Simplified sysDSP Slice Block Diagram





Figure 2-25. Detailed sysDSP Slice Diagram



Note: A\_ALU, B\_ALU and C\_ALU are internal signals generated by combining bits from AA, AB, BA BB and C inputs. See TN1182, LatticeECP3 sysDSP Usage Guide, for further information.

The LatticeECP2 sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)

Table 2-8 shows the capabilities of each of the LatticeECP3 slices versus the above functions.

Table 2-8. Maximum Number of Elements in a Slice


Width of Multiply	х9	x18	x36
MULT	4	2	1/2
MAC	1	1	_
MULTADDSUB	2	1	_
MULTADDSUBSUM	1 <sup>1</sup>	1/2	_

<sup>1.</sup> One slice can implement 1/2 9x9 m9x9addsubsum and two m9x9addsubsum with two slices.

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting "dynamic operation" the following operations are possible:

- In the Add/Sub option the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

Figure 2-31. MULTADDSUBSUM Slice 1



# **Advanced sysDSP Slice Features**

# Cascading

The LatticeECP3 sysDSP slice has been enhanced to allow cascading. Adder trees are implemented fully in sys-DSP slices, improving the performance. Cascading of slices uses the signals CIN, COUT and C Mux of the slice.

### **Addition**


The LatticeECP3 sysDSP slice allows for the bypassing of multipliers and cascading of adder logic. High performance adder functions are implemented without the use of LUTs. The maximum width adders that can be implemented are 54-bit.

### Rounding

The rounding operation is implemented in the ALU and is done by adding a constant followed by a truncation operation. The rounding methods supported are:


- Rounding to zero (RTZ)
- · Rounding to infinity (RTI)
- · Dynamic rounding
- Random rounding
- Convergent rounding

Figure 2-36. Edge Clock, DLL Calibration and DQS Local Bus Distribution



<sup>\*</sup>Includes shared configuration I/Os and dedicated configuration I/Os.

Figure 2-38. LatticeECP3 Banks



LatticeECP3 devices contain two types of sysl/O buffer pairs.

### 1. Top (Bank 0 and Bank 1) and Bottom sysl/O Buffer Pairs (Single-Ended Outputs Only)

The sysl/O buffer pairs in the top banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). One of the referenced input buffers can also be configured as a differential input. Only the top edge buffers have a programmable PCI clamp.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

On the top and bottom sides, there is no support for programmable on-chip input termination, which is required for DQ and DQS pins for DDR3 interface. This side is ideal for ADDR/CMD signals of DDR3, general purpose I/O, PCI, TR-LVDS (transition reduced LVDS) or LVDS inputs. Only the top I/O banks support hot socketing with  $I_{DK}$  specified under the Hot Socketing Specifications. The configuration bank is not hot-socketable.

Figure 2-40. SERDES/PCS Quads (LatticeECP3-150)




Table 2-13. LatticeECP3 SERDES Standard Support

Standard	Data Rate (Mbps)	Number of General/Link Width	Encoding Style
PCI Express 1.1	2500	x1, x2, x4	8b10b
Gigabit Ethernet	1250, 2500	x1	8b10b
SGMII	1250	x1	8b10b
XAUI	3125	x4	8b10b
Serial RapidIO Type I, Serial RapidIO Type II, Serial RapidIO Type III	1250, 2500, 3125	x1, x4	8b10b
CPRI-1, CPRI-2, CPRI-3, CPRI-4	614.4, 1228.8, 2457.6, 3072.0	x1	8b10b
SD-SDI (259M, 344M)	143 <sup>1</sup> , 177 <sup>1</sup> , 270, 360, 540	x1	NRZI/Scrambled
HD-SDI (292M)	1483.5, 1485	x1	NRZI/Scrambled
3G-SDI (424M)	2967, 2970	x1	NRZI/Scrambled
SONET-STS-3 <sup>2</sup>	155.52	x1	N/A
SONET-STS-12 <sup>2</sup>	622.08	x1	N/A
SONET-STS-48 <sup>2</sup>	2488	x1	N/A

<sup>1.</sup> For slower rates, the SERDES are bypassed and CML signals are directly connected to the FPGA routing.

<sup>2.</sup> The SONET protocol is supported in 8-bit SERDES mode. See TN1176 Lattice ECP3 SERDES/PCS Usage Guide for more information.

#### LVDS25E

The top and bottom sides of LatticeECP3 devices support LVDS outputs via emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-1 is one possible solution for point-to-point signals.

Figure 3-1. LVDS25E Output Termination Example




Table 3-1. LVDS25E DC Conditions

Parameter	Description	Typical	Units
V <sub>CCIO</sub>	Output Driver Supply (+/-5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
$R_S$	Driver Series Resistor (+/-1%)	158	Ω
R <sub>P</sub>	Driver Parallel Resistor (+/-1%)	140	Ω
R <sub>T</sub>	Receiver Termination (+/-1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	1.43	V
V <sub>OL</sub>	Output Low Voltage	1.07	V
V <sub>OD</sub>	Output Differential Voltage	0.35	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	6.03	mA

#### LVCMOS33D

All I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external resistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3V  $V_{CCIO}$ . The default drive current for LVCMOS33D output is 12mA with the option to change the device strength to 4mA, 8mA, 16mA or 20mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.

# LatticeECP3 Internal Switching Characteristics 1, 2

# **Over Recommended Commercial Operating Conditions**

		-8		-8 -7		7	-6		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units.	
PFU/PFF Logic	Mode Timing								
t <sub>LUT4_PFU</sub>	LUT4 delay (A to D inputs to F output)		0.147		0.163		0.179	ns	
t <sub>LUT6_PFU</sub>	LUT6 delay (A to D inputs to OFX output)		0.273		0.307		0.342	ns	
t <sub>LSR_PFU</sub>	Set/Reset to output of PFU (Asynchronus)	_	0.593	- (	0.674	—	0.756	ns	
t <sub>LSRREC_PFU</sub>	Asynchronous Set/Reset recovery time for PFU Logic	_	0.298	<i>_</i>	0.345	_	0.391	ns	
t <sub>SUM_PFU</sub>	Clock to Mux (M0,M1) Input Setup Time	0.134	_	0.144	<b>—</b>	0.153	_	ns	
t <sub>HM_PFU</sub>	Clock to Mux (M0,M1) Input Hold Time	-0.097		-0.103	7.0	-0.109	_	ns	
t <sub>SUD_PFU</sub>	Clock to D input setup time	0.061		0.068	$\leftarrow$	0.075	7	ns	
t <sub>HD_PFU</sub>	Clock to D input hold time	0.019	7-4	0.013	7	0.015	4	ns	
t <sub>CK2Q_PFU</sub>	Clock to Q delay, (D-type Register Configuration)		0.243	-	0.273	-<	0.303	ns	
PFU Dual Port	Memory Mode Timing			V					
t <sub>CORAM_PFU</sub>	Clock to Output (F Port)		0.710		0.803	1-3	0.897	ns	
t <sub>SUDATA_PFU</sub>	Data Setup Time	-0.137	A	-0.155	. 1	-0.174	_	ns	
t <sub>HDATA_PFU</sub>	Data Hold Time	0.188		0.217		0.246	_	ns	
t <sub>SUADDR_PFU</sub>	Address Setup Time	-0.227		-0.257	-	-0.286	_	ns	
t <sub>HADDR_PFU</sub>	Address Hold Time	0.240	_	0.275		0.310	_	ns	
t <sub>SUWREN_PFU</sub>	Write/Read Enable Setup Time	-0.055		-0.055	<u> </u>	-0.063	_	ns	
t <sub>HWREN_PFU</sub>	Write/Read Enable Hold Time	0.059	<i>→</i> \	0.059	_	0.071	_	ns	
PIC Timing						I.		,	
PIO Input/Outp	out Buffer Timing								
t <sub>IN_PIO</sub>	Input Buffer Delay (LVCMOS25)	4	0.423	_	0.466	_	0.508	ns	
t <sub>OUT_PIO</sub>	Output Buffer Delay (LVCMOS25)	-	1.115	_	1.155	_	1.196	ns	
IOLOGIC Input	/Output Timing		Ir.			I.			
t <sub>SUI_PIO</sub>	Input Register Setup Time (Data Before Clock)	0.956	_	1.124	_	1.293	_	ns	
t <sub>HI_PIO</sub>	Input Register Hold Time (Data after Clock)	0.313	_	0.395	_	0.378	_	ns	
t <sub>COO_PIO</sub>	Output Register Clock to Output Delay4	_	1.455	_	1.564	_	1.674	ns	
t <sub>SUCE_PIO</sub>	Input Register Clock Enable Setup Time	0.220	_	0.185	_	0.150	_	ns	
t <sub>HCE_PIO</sub>	Input Register Clock Enable Hold Time	-0.085	_	-0.072	_	-0.058	_	ns	
t <sub>SULSR_PIO</sub>	Set/Reset Setup Time	0.117	_	0.103	_	0.088	_	ns	
t <sub>HLSR_PIO</sub>	Set/Reset Hold Time	-0.107	_	-0.094	_	-0.081	_	ns	
EBR Timing									
t <sub>CO_EBR</sub>	Clock (Read) to output from Address or Data	_	2.78	_	2.89	_	2.99	ns	
t <sub>COO_EBR</sub>	Clock (Write) to output from EBR output Register	_	0.31	_	0.32	_	0.33	ns	
t <sub>SUDATA_EBR</sub>	Setup Data to EBR Memory	-0.218	_	-0.227	_	-0.237	_	ns	
t <sub>HDATA_EBR</sub>	Hold Data to EBR Memory	0.249	_	0.257	_	0.265	_	ns	
t <sub>SUADDR_EBR</sub>	Setup Address to EBR Memroy	-0.071	_	-0.070	_	-0.068	_	ns	
t <sub>HADDR_EBR</sub>	Hold Address to EBR Memory	0.118	_	0.098	_	0.077	_	ns	
t <sub>SUWREN_EBR</sub>	Setup Write/Read Enable to PFU Memory	-0.107		-0.106	_	-0.106		ns	

# SERDES High-Speed Data Transmitter<sup>1</sup>

Table 3-6. Serial Output Timing and Levels

Symbol	Description	Frequency	Min.	Тур.	Max.	Units
V <sub>TX-DIFF-P-P-1.44</sub>	Differential swing (1.44V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	1150	1440	1730	mV, p-p
V <sub>TX-DIFF-P-P-1.35</sub>	Differential swing (1.35V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	1080	1350	1620	mV, p-p
V <sub>TX-DIFF-P-P-1.26</sub>	Differential swing (1.26V setting) <sup>1,2</sup>	0.25 to 3.125 Gbps	1000	1260	1510	mV, p-p
V <sub>TX-DIFF-P-P-1.13</sub>	Differential swing (1.13V setting) <sup>1,2</sup>	0.25 to 3.125 Gbps	840	1130	1420	mV, p-p
V <sub>TX-DIFF-P-P-1.04</sub>	Differential swing (1.04V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	780	1040	1300	mV, p-p
V <sub>TX-DIFF-P-0.92</sub>	Differential swing (0.92V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	690	920	1150	mV, p-p
V <sub>TX-DIFF-P-P-0.87</sub>	Differential swing (0.87V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	650	870	1090	mV, p-p
V <sub>TX-DIFF-P-P-0.78</sub>	Differential swing (0.78V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	585	780	975	mV, p-p
V <sub>TX-DIFF-P-P-0.64</sub>	Differential swing (0.64V setting) <sup>1, 2</sup>	0.25 to 3.125 Gbps	480	640	800	mV, p-p
V <sub>OCM</sub>	Output common mode voltage	40,0	V <sub>CCOB</sub> -0.75	V <sub>CCOB</sub> -0.60	V <sub>CCOB</sub> -0.45	٧
T <sub>TX-R</sub>	Rise time (20% to 80%)		145	185	265	ps
T <sub>TX-F</sub>	Fall time (80% to 20%)	. ( 4 )	145	185	265	ps
Z <sub>TX-OI-SE</sub>	Output Impedance 50/75/HiZ Ohms (single ended)	<b>/</b>	-20%	50/75/ Hi Z	+20%	Ohms
R <sub>LTX-RL</sub>	Return loss (with package)		10	11/1		dB
T <sub>TX-INTRASKEW</sub>	Lane-to-lane TX skew within a SERDES quad block (intra-quad)				200	ps
T <sub>TX-INTERSKEW</sub> <sup>3</sup>	Lane-to-lane skew between SERDES quad blocks (inter-quad)		1	_	1UI +200	ps

<sup>1.</sup> All measurements are with 50 ohm impedance.

Table 3-7. Channel Output Jitter

Description	Frequency	Min.	Тур.	Max.	Units
Deterministic	3.125 Gbps	<b>V</b> - <b>A</b>	_	0.17	UI, p-p
Random	3.125 Gbps	-	_	0.25	UI, p-p
Total	3.125 Gbps		_	0.35	UI, p-p
Deterministic	2.5Gbps		_	0.17	UI, p-p
Random	2.5Gbps	<b>V</b>	_	0.20	UI, p-p
Total	2.5Gbps	_	_	0.35	UI, p-p
Deterministic	1.25 Gbps		_	0.10	UI, p-p
Random	1.25 Gbps	_	_	0.22	UI, p-p
Total	1.25 Gbps	_	_	0.24	UI, p-p
Deterministic	622 Mbps	_	_	0.10	UI, p-p
Random	622 Mbps	_	_	0.20	UI, p-p
Total	622 Mbps	_	_	0.24	UI, p-p
Deterministic	250 Mbps	_	_	0.10	UI, p-p
Random	250 Mbps	_	_	0.18	UI, p-p
Total	250 Mbps	_	_	0.24	UI, p-p

Note: Values are measured with PRBS 2<sup>7</sup>-1, all channels operating, FPGA logic active, I/Os around SERDES pins quiet, reference clock @ 10X mode.

<sup>2.</sup> See TN1176, LatticeECP3 SERDES/PCS Usage Guide for actual binary settings and the min-max range.

<sup>3.</sup> Inter-quad skew is between all SERDES channels on the device and requires the use of a low skew internal reference clock.

### **SERDES External Reference Clock**


The external reference clock selection and its interface are a critical part of system applications for this product. Table 3-12 specifies reference clock requirements, over the full range of operating conditions.

Table 3-12. External Reference Clock Specification (refclkp/refclkn)

Symbol	Description	Min.	Тур.	Max.	Units
F <sub>REF</sub>	Frequency range	15	_	320	MHz
F <sub>REF-PPM</sub>	Frequency tolerance <sup>4</sup>	-1000	_	1000	ppm
V <sub>REF-IN-SE</sub>	Input swing, single-ended clock <sup>1</sup>	200	- 4	V <sub>CCA</sub>	mV, p-p
V <sub>REF-IN-DIFF</sub>	Input swing, differential clock	200		2*V <sub>CCA</sub>	mV, p-p differential
V <sub>REF-IN</sub>	Input levels	0		V <sub>CCA</sub> + 0.3	V
V <sub>REF-CM-AC</sub>	Input common mode range (AC coupled) <sup>2</sup>	0.125	<i>→</i>	V <sub>CCA</sub>	V
D <sub>REF</sub>	Duty cycle <sup>3</sup>	40	_	60	%
T <sub>REF-R</sub>	Rise time (20% to 80%)	200	500	1000	ps
T <sub>REF-F</sub>	Fall time (80% to 20%)	200	500	1000	ps
Z <sub>REF-IN-TERM-DIFF</sub>	Differential input termination	-20%	100/2K	+20%	Ohms
C <sub>REF-IN-CAP</sub>	Input capacitance			7	pF

<sup>1.</sup> The signal swing for a single-ended input clock must be as large as the p-p differential swing of a differential input clock to get the same gain at the input receiver. Lower swings for the clock may be possible, but will tend to increase jitter.

Figure 3-13. SERDES External Reference Clock Waveforms



When AC coupled, the input common mode range is determined by: (Min input level) + (Peak-to-peak input swing)/2 ≤ (Input common mode voltage) ≤ (Max input level) - (Peak-to-peak input swing)/2

<sup>3.</sup> Measured at 50% amplitude.

<sup>4.</sup> Depending on the application, the PLL\_LOL\_SET and CDR\_LOL\_SET control registers may be adjusted for other tolerance values as described in TN1176, <u>LatticeECP3 SERDES/PCS Usage Guide</u>.

# **PCI Express Electrical and Timing Characteristics AC and DC Characteristics**

## **Over Recommended Operating Conditions**

Symbol	Description	<b>Test Conditions</b>	Min	Тур	Max	Units
Transmit <sup>1</sup>		1			I.	
UI	Unit interval		399.88	400	400.12	ps
V <sub>TX-DIFF_P-P</sub>	Differential peak-to-peak output voltage		0.8	1.0	1.2	V
V <sub>TX-DE-RATIO</sub>	De-emphasis differential output voltage ratio		-3	-3.5	-4	dB
V <sub>TX-CM-AC_P</sub>	RMS AC peak common-mode output voltage			1	20	mV
V <sub>TX-RCV-DETECT</sub>	Amount of voltage change allowed during receiver detection	0			600	mV
$V_{TX-DC-CM}$	Tx DC common mode voltage		0	1	V <sub>CCOB</sub> + 5%	V
I <sub>TX-SHORT</sub>	Output short circuit current	V <sub>TX-D+</sub> =0.0V V <sub>TX-D-</sub> =0.0V		-	90	mA
Z <sub>TX-DIFF-DC</sub>	Differential output impedance		80	100	120	Ohms
RL <sub>TX-DIFF</sub>	Differential return loss		10		_	dB
RL <sub>TX-CM</sub>	Common mode return loss		6.0		_	dB
T <sub>TX-RISE</sub>	Tx output rise time	20 to 80%	0.125		_	UI
T <sub>TX-FALL</sub>	Tx output fall time	20 to 80%	0.125	<u> </u>	_	UI
L <sub>TX-SKEW</sub>	Lane-to-lane static output skew for all lanes in port/link		1	_	1.3	ns
T <sub>TX-EYE</sub>	Transmitter eye width		0.75	_	_	UI
T <sub>TX-EYE-MEDIAN-TO-MAX-JITTER</sub>	Maximum time between jitter median and maximum deviation from median		_	_	0.125	UI
Receive <sup>1, 2</sup>						
UI	Unit Interval		399.88	400	400.12	ps
V <sub>RX-DIFF_P-P</sub>	Differential peak-to-peak input voltage		$0.34^{3}$	_	1.2	V
V <sub>RX-IDLE-DET-DIFF_P-P</sub>	Idle detect threshold voltage		65	1	340 <sup>3</sup>	mV
V <sub>RX-CM-AC_P</sub>	Receiver common mode voltage for AC coupling			_	150	mV
Z <sub>RX-DIFF-DC</sub>	DC differential input impedance		80	100	120	Ohms
Z <sub>RX-DC</sub>	DC input impedance		40	50	60	Ohms
Z <sub>RX-HIGH-IMP-DC</sub>	Power-down DC input impedance		200K	_	_	Ohms
RL <sub>RX-DIFF</sub>	Differential return loss		10		_	dB
RL <sub>RX-CM</sub>	Common mode return loss		6.0	_	_	dB
T <sub>RX-IDLE-DET-DIFF-ENTERTIME</sub>	Maximum time required for receiver to recognize and signal an unexpected idle on link				_	ms

<sup>1.</sup> Values are measured at 2.5 Gbps.

<sup>2.</sup> Measured with external AC-coupling on the receiver.

<sup>3.</sup>Not in compliance with PCI Express 1.1 standard.


# **LatticeECP3 sysCONFIG Port Timing Specifications (Continued)**

# **Over Recommended Operating Conditions**

Parameter	Description	Min.	Max.	Units
t <sub>CHHH</sub>	HOLDN Low Hold Time (Relative to CCLK)		_	ns
Master and	Slave SPI (Continued)			
t <sub>CHHL</sub>	HOLDN High Hold Time (Relative to CCLK)	5		ns
t <sub>HHCH</sub>	HOLDN High Setup Time (Relative to CCLK)	5	_	ns
t <sub>HLQZ</sub>	HOLDN to Output High-Z	_	9	ns
t <sub>HHQX</sub>	HOLDN to Output Low-Z	_	9	ns

Parameter	Min.	Max.	Units
Master Clock Frequency	Selected value - 15%	Selected value + 15%	MHz
Duty Cycle	40	60	%

Figure 3-16. sysCONFIG Parallel Port Read Cycle



# **Pin Information Summary (Cont.)**

Pin Information Summary		ECP3-70E			ECP3-70EA		
Pin Type		484 fpBGA	672 fpBGA	1156 fpBGA	484 fpBGA	672 fpBGA	1156 fpBGA
	Bank 0	21	30	43	21	30	43
	Bank 1	18	24	39	18	24	39
	Bank 2	10	15	16	8	12	13
Emulated Differential I/O per Bank	Bank 3	23	27	39	20	23	33
n o por Barne	Bank 6	26	30	39	22	25	33
	Bank 7	14	20	22	11	16	18
	Bank 8	12	12	12	12	12	12
	Bank 0	0	0	0	0	0	0
	Bank 1	0	0	0	0	0	0
	Bank 2	4	6	6	6	9	9
High-Speed Differential I/O per Bank	Bank 3	6	-8	10	9	12	16
We per Barik	Bank 6	7	9	10	-11	14	16
	Bank 7	6	8	9	9	12	13
	Bank 8	0	0	0	0	0	0
	Bank 0	42/21	60/30	86/43	42/21	60/30	86/43
	Bank 1	36/18	48/24	78/39	36/18	48/24	78/39
Total Single-Ended/	Bank 2	28/14	42/21	44/22	28/14	42/21	44/22
Total Differential I/O	Bank 3	58/29	71/35	98/49	58/29	71/35	98/49
per Bank	Bank 6	67/33	79/38	98/49	67/33	78/39	98/49
	Bank 7	40/20	56/28	62/31	40/20	56/28	62/31
	Bank 8	24/12	24/12	24/12	24/12	24/12	24/12
	Bank 0	3	5	7	3	5	7
DDR Groups Bonded per Bank	Bank 1	3	4	7	3	4	7
	Bank 2	2	3	3	2	3	3
	Bank 3	3	4	5	3	4	5
	Bank 6	4	4	5	4	4	5
	Bank 7	3	4	4	3	4	4
	Configuration Bank 8	0	0	0	0	0	0
SERDES Quads		1	2	3	1	2	3

### Industrial

The following devices may have associated errata. Specific devices with associated errata will be notated with a footnote.

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE3-17EA-6FTN256I	1.2V	-6	Lead-Free ftBGA	256	IND	17
LFE3-17EA-7FTN256I	1.2V	-7	Lead-Free ftBGA	256	IND	17
LFE3-17EA-8FTN256I	1.2V	-8	Lead-Free ftBGA	256	IND	17
LFE3-17EA-6FN484I	1.2V	-6	Lead-Free fpBGA	484	IND	17
LFE3-17EA-7FN484I	1.2V	-7	Lead-Free fpBGA	484	IND	17
LFE3-17EA-8FN484I	1.2V	-8	Lead-Free fpBGA	484	IND	17

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE3-35EA-6FTN256I	1.2V	-6	Lead-Free ftBGA	256	IND	33
LFE3-35EA-7FTN256I	1.2V	-7	Lead-Free ftBGA	256	IND	33
LFE3-35EA-8FTN256I	1.2V	-8	Lead-Free ftBGA	256	IND	33
LFE3-35EA-6FN484I	1.2V	-6	Lead-Free fpBGA	484	IND	33
LFE3-35EA-7FN484I	1.2V	-7	Lead-Free fpBGA	484	IND	33
LFE3-35EA-8FN484I	1.2V	-8	Lead-Free fpBGA	484	IND	33
LFE3-35EA-6FN672I	1.2V	-6	Lead-Free fpBGA	672	IND	33
LFE3-35EA-7FN672I	1.2V	-7	Lead-Free fpBGA	672	IND	33
LFE3-35EA-8FN672I	1.2V	-7	Lead-Free fpBGA	672	IND	33

Part Number	Voltage	Grade	Package	Pins	Temp.	LUTs (K)
LFE3-70EA-6FN484I	1.2V	-6	Lead-Free fpBGA	484	IND	67
LFE3-70EA-7FN484I	1.2V	-7	Lead-Free fpBGA	484	IND	67
LFE3-70EA-8FN484I	1.2V	-8	Lead-Free fpBGA	484	IND	67
LFE3-70EA-6FN672I	1.2V	-6	Lead-Free fpBGA	672	IND	67
LFE3-70EA-7FN672I	1.2V	-7	Lead-Free fpBGA	672	IND	67
LFE3-70EA-8FN672I	1.2V	-8	Lead-Free fpBGA	672	IND	67
LFE3-70EA-6FN1156I	1.2V	-6	Lead-Free fpBGA	1156	IND	67
LFE3-70EA-7FN1156I	1.2V	-7	Lead-Free fpBGA	1156	IND	67
LFE3-70EA-8FN1156I	1.2V	-8	Lead-Free fpBGA	1156	IND	67



# LatticeECP3 Family Data Sheet Supplemental Information

February 2009

**Preliminary Data Sheet DS1021** 

### For Further Information

A variety of technical notes for the LatticeECP3 family are available on the Lattice website at www.latticesemi.com.

- TN1169, LatticeECP3 sysCONFIG Usage Guide
- TN1176, LatticeECP3 SERDES/PCS Usage Guide
- TN1177, LatticeECP3 sysIO Usage Guide
- TN1178, LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide
- TN1179, LatticeECP3 Memory Usage Guide
- TN1180, LatticeECP3 High-Speed I/O Interface
- TN1181, Power Consumption and Management for LatticeECP3 Devices
- TN1182, LatticeECP3 sysDSP Usage Guide
- TN1184, LatticeECP3 Soft Error Detection (SED) Usage Guide
- TN1189, LatticeECP3 Hardware Checklist

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
- PCI: www.pcisig.com

