

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	XCore
Core Size	32-Bit Quad-Core
Speed	400MIPS
Connectivity	Configurable
Peripherals	-
Number of I/O	256
Program Memory Size	256KB (64K x 32)
Program Memory Type	SRAM
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	512-LFBGA
Supplier Device Package	512-PBGA (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/xmos/xs1-g04b-fb512-c4

Table of Contents

1	Features
2	Pin Configuration
3	Signal Description
4	Block Diagram
5	Product Overview
6	DC and Switching Characteristics
7	Package Information
8	Ordering Information
9	Development Tools
10	Addendum: XMOS USB Interface
11	Associated Design Documentation
12	Related Documentation
13	Revision History

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.



1 Features

▶ Quad-Tile Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Up to 1600 MIPS shared between up to 32 real-time logical cores
- Each logical core has:
 - Guaranteed throughput of between 1/4 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32-64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

► Programmable I/O

- 256 general-purpose I/O pins, configurable as input or output
- Port sampling rates of up to 60 MHz with respect to an external clock
- 128 channel ends for communication with other cores, on or off-chip

▶ Memorv

- 256KB internal single-cycle SRAM (max 64KB per tile) for code and data storage
- 32KB internal OTP (max 8KB per tile) for application boot code

▶ JTAG Module for On-Chip Debug

▶ Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range

Commercial qualification: 0°C to 70°C
 Industrial qualification: -40°C to 85°C

▶ Speed Grade

- 400 MHz part: 400 MIPS
- ▶ 512-pin PBGA package 0.8 mm pitch



3 Signal Description

Module	Signal	Function	Туре	Active	Properties
	PU=Pull	Up, PD=Pull Down, ST=Schmitt Trigger Input	, OT=Outp	ut Tristate	, S=Switchable
		R_S =Required for SPI boot (§5.6), R_U =Req	uired for U	SB-enabled	devices (§10)
	VSS	Digital ground	GND	_	
	VDD	Digital tile power	PWR	_	
	IO VDD	Digital I/O power	PWR	_	
Power	SS_PLL_AGND	Analog ground for PLL	GND	_	
	SS_PLL_AVDD	Analog PLL power	PWR	_	
	SS_OTP_VPP	OTP programming voltage	PWR	_	
	SS_RESET	Global reset input	Input	_	
	SS_CLK	PLL reference clock	Input	_	PD, ST
	SS_PLL_BYPASS	PLL bypass	Input	_	PD
DLI	SS_EXT_OSC_CONFIG	Oscillator config	Input	_	PD
PLL	SS_EXT_OSC_HS_MODE	Oscillator high-speed mode	Input	_	PD
	SS_XC0_BS[3:0]	Boot status (tile 0)	I/O	_	PU
	SS_XC1_BS[3:0]	Boot status (tile 1)	I/O	_	PU
	SS_TDI	Test data input	Input	_	PU, ST
	SS_TDO	Test data output	Output	_	PD
ITA C	SS_TMS	Test mode select	Input	_	PU, ST
JTAG	SS_TRST	Test reset input	Input	_	PU, ST
	SS_TCK	Test clock	Input	_	PU, ST
	SS_DEBUG	Multi-chip debug	1/0	_	PU
	X0D00	P1A ⁰	I/O	_	PD _S , R _S
	X0D01	XOLA ⁴ⁱ P1B ⁰	I/O	_	PD _S , R _S
	X0D02	X0LA ³ⁱ P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/O	_	PD _S , R _U
	X0D03	X0LA ²ⁱ _b P4A ¹ P8A ¹ P16A ¹ P32A ²¹	1/0	_	PD _S , R _U
	X0D04	X0LA ¹ⁱ _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²²	I/O	_	PD _S , R _U
	X0D05	X0LA ⁰ⁱ _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³	I/O	_	PD _S , R _U
	X0D06	X0LA ⁰⁰ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/O	_	PDs, Ru
	X0D07	X0LA ^{1o} _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/O	_	PDs, Ru
	X0D08	X0LA ²⁰ _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/O	_	PD _S , R _U
Tile 0 I/O	X0D09	X0LA _{5b} P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/O	_	PD _S , R _U
	X0D10	X0LA _{5b} P1C ⁰	I/O	_	PD _S , R _S
	X0D11	P1D ⁰	I/O	_	PD _S , R _S
	X0D12	P1E ⁰	I/O	_	PDs, Ru
	X0D13	XOLB ⁴ⁱ _{5b} P1F ⁰	I/O	_	PD _S , R _U
	X0D14	X0LB ³ⁱ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	_	PD _S , R _U
	X0D15	X0LB ²ⁱ _{5b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	I/O	_	PD _S , R _U
	X0D16	X0LB ¹ⁱ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰	I/O	_	PD _S , R _U
	X0D17	X0LB ⁰ⁱ _{2b/5b} P4D ¹ P8B ³ P16A ¹¹	I/O	_	PD _S , R _U
	X0D18	X0LB ⁰⁰ _{2b/5b} P4D ² P8B ⁴ P16A ¹²	I/O	_	PDs, Ru



Module	Name	Function	Type	Active	Properties
	X0D19	X0LB ¹⁰ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³	I/O	_	PD _S , R _U
	X0D20	X0LB _{5b} ²⁰ P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	_	PD _S , R _U
	X0D21	X0LB _{5b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	_	PD _S , R _U
	X0D22	X0LB ⁴⁰ _{5b} P1G ⁰	I/O	T —	PD _S , R _U
	X0D23	P1H ⁰	I/O	_	PD _S , R _U
	X0D24	P11 ⁰	I/O	_	PDs
	X0D25	PIJ ⁰	I/O	_	PDs
	X0D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	_	PD _S , R _U
	X0D27	P4E ¹ P8C ¹ P16B ¹	I/O	_	PD _S , R _U
	X0D28	P4F ⁰ P8C ² P16B ²	I/O	T —	PD _S , R _U
	X0D29	P4F ¹ P8C ³ P16B ³	I/O	_	PD _S , R _U
	X0D30	P4F ² P8C ⁴ P16B ⁴	I/O	_	PD _S , R _U
	X0D31	P4F ³ P8C ⁵ P16B ⁵	I/O	T -	PD _S , R _U
	X0D32	P4E ² P8C ⁶ P16B ⁶	I/O	T —	PD _S , R _U
	X0D33	P4E ³ P8C ⁷ P16B ⁷	I/O	T —	PD _S , R _U
	X0D34	P1K ⁰	I/O	T —	PDs
	X0D35	P1L ⁰	I/O	_	PDs
	X0D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	T -	PDs
	X0D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	_	PD _S , R _U
	X0D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	T —	PD _S , R _U
	X0D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	_	PD _S , R _U
Tile 0 I/O	X0D40	P8D ⁴ P16B ¹²	I/O	_	PD _S , R _U
	X0D41	P8D ⁵ P16B ¹³	I/O	_	PD _S , R _U
	X0D42	P8D ⁶ P16B ¹⁴	I/O	_	PD _S , R _U
	X0D43	P8D ⁷ P16B ¹⁵	I/O	_	PU _S , R _U
	X0D49	X0LC ⁴ⁱ _{5b} P32A ⁰	I/O	_	PDs
	X0D50	X0LC _{5b} ³ⁱ P32A ¹	I/O	_	PDs
	X0D51	X0LC _{5b} ²ⁱ P32A ²	I/O	_	PDs
	X0D52	X0LC _{2b/5b} P32A ³	I/O	_	PDs
	X0D53	X0LC ⁰ⁱ _{2b/5b} P32A ⁴	I/O	_	PDs
	X0D54	X0LC ^{0o} _{2b/5b} P32A ⁵	I/O	_	PDs
	X0D55	X0LC _{2b/5b} P32A ⁶	I/O	_	PDs
	X0D56	X0LC _{5b} ²⁰ P32A ⁷	I/O	T —	PDs
	X0D57	X0LC _{5b} ³⁰ P32A ⁸	I/O	_	PDs
	X0D58	X0LC _{5b} ^{4o} P32A ⁹	I/O	_	PDs
	X0D61	X0LD ⁴ⁱ _{5b} P32A ¹⁰	I/O	_	PDs
	X0D62	X0LD ³ⁱ _{5b} P32A ¹¹	I/O	_	PDs
	X0D63	X0LD ²ⁱ _{5b} P32A ¹²	I/O	T —	PDs
	X0D64	X0LD ¹ⁱ _{2b/5b} P32A ¹³	I/O	T —	PDs
	X0D65	X0LD ⁰ⁱ _{2b/5b} P32A ¹⁴	I/O	1 –	PDs
	X0D66	X0LD ⁰⁰ _{2b/5b} P32A ¹⁵	I/O	_	PDs
	X0D67	X0LD _{2b/5b} P32A ¹⁶	I/O	_	PDs
	X0D68	X0LD _{5b} ²⁰ P32A ¹⁷	1/0	_	PDs



Module	Name	Function	Type	Active	Properties
Tile 0 I/O	X0D69	X0LD _{5b} P32A ¹⁸	I/O	_	PDs
111E U 1/U	X0D70	X0LD _{5b} P32A ¹⁹	I/O	_	PDs
	X1D00	P1A ⁰	I/O	_	PDs
	X1D01	X1LA ⁴⁰ _{5b} P1B ⁰	I/O	T —	PDs
	X1D02	X1LA ³⁰ _{5b} P4A ⁰ P8A ⁰ P16A ⁰ P32A ²⁰	I/O	T —	PDs, Ru
	X1D03	X1LA ²⁰ _{5b} P4A ¹ P8A ¹ P16A ¹ P32A ²¹	I/O	_	PD _S , R _U
	X1D04	X1LA ^{1o} _{2b/5b} P4B ⁰ P8A ² P16A ² P32A ²²	I/O	_	PD _S , R _U
	X1D05	X1LA ^{0o} _{2b/5b} P4B ¹ P8A ³ P16A ³ P32A ²³	I/O	_	PD _S , R _U
	X1D06	X1LA ⁰ⁱ _{2b/5b} P4B ² P8A ⁴ P16A ⁴ P32A ²⁴	I/O	_	PD _S , R _U
	X1D07	X1LA ¹ⁱ _{2b/5b} P4B ³ P8A ⁵ P16A ⁵ P32A ²⁵	I/O	T —	PD _S , R _U
	X1D08	X1LA ²ⁱ _{5b} P4A ² P8A ⁶ P16A ⁶ P32A ²⁶	I/O	_	PD _S , R _U
	X1D09	X1LA ³ⁱ P4A ³ P8A ⁷ P16A ⁷ P32A ²⁷	I/O	_	PD _S , R _U
	X1D10	X1LA ⁴ⁱ _{5b} P1C ⁰	I/O	_	PDs
	X1D11	PID ⁰	I/O	T -	PDs
	X1D12	P1E ⁰	I/O	T —	PD _S , R _U
	X1D13	X1LB ⁴⁰ _{5b} P1F ⁰	I/O	_	PDs, Ru
	X1D14	X1LB ³⁰ _{5b} P4C ⁰ P8B ⁰ P16A ⁸ P32A ²⁸	I/O	-	PD _S , R _U
	X1D15	X1LB _{5b} P4C ¹ P8B ¹ P16A ⁹ P32A ²⁹	I/O	T -	PD _S , R _U
	X1D16	X1LB ¹⁰ _{2b/5b} P4D ⁰ P8B ² P16A ¹⁰	I/O	T -	PD _S , R _U
	X1D17	X1LB ^{0o} _{2b/5b} P4D ¹ P8B ³ P16A ¹¹	I/O	T —	PD _S , R _U
	X1D18	X1LB ⁰ⁱ _{2b/5b} P4D ² P8B ⁴ P16A ¹²	I/O	T —	PD _S , R _U
	X1D19	X1LB ¹ⁱ _{2b/5b} P4D ³ P8B ⁵ P16A ¹³	I/O	T —	PDs, Ru
Tile 1 I/O	X1D20	X1LB ²ⁱ _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	_	PD _S , R _U
	X1D21	X1LB ³ⁱ _{5b} P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	_	PD _S , R _U
	X1D22	X1LB ⁴ⁱ _{5b} P1G ⁰	I/O	_	PD _S , R _U
	X1D23	P1H ⁰	I/O	_	PD _S , R _U
	X1D24	P1I ⁰	I/O	_	PDs
	X1D25	PIJ ⁰	I/O	_	PDs
	X1D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	_	PD _S , R _U
	X1D27	P4E ¹ P8C ¹ P16B ¹	I/O	_	PD _S , R _U
	X1D28	P4F ⁰ P8C ² P16B ²	I/O	_	PD _S , R _U
	X1D29	P4F ¹ P8C ³ P16B ³	I/O	_	PD _S , R _U
	X1D30	P4F ² P8C ⁴ P16B ⁴	I/O	_	PD _S , R _U
	X1D31	P4F ³ P8C ⁵ P16B ⁵	I/O	T —	PD _S , R _U
	X1D32	P4E ² P8C ⁶ P16B ⁶	I/O	_	PD _S , R _U
	X1D33	P4E ³ P8C ⁷ P16B ⁷	I/O	T -	PD _S , R _U
	X1D34	P1K ⁰	I/O	T -	PD _S , R _U
	X1D35	P1L ⁰	I/O	<u> </u>	PD _S , R _U
	X1D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	-	PD _S , R _U
	X1D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	 	PDs, Ru
	X1D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	1-	PD _S , R _U
	X1D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	_	PD _S , R _U
	X1D40	P8D ⁴ P16B ¹²	I/O	_	PD _S , R _U




Module	Name	Function	Type	Active	Properties
	X2D20	X2LB ^{2o} _{5b} P4C ² P8B ⁶ P16A ¹⁴ P32A ³⁰	I/O	_	PD _S , R _U
	X2D21	X2LB _{5b} ³⁰ P4C ³ P8B ⁷ P16A ¹⁵ P32A ³¹	I/O	_	PD _S , R _U
	X2D22	X2LB ⁴⁰ _{5b} P1G ⁰	I/O	_	PD _S , R _U
	X2D23	P1H ⁰	I/O	_	PDs, Ru
	X2D24	P11 ⁰	I/O	_	PDs
	X2D25	P1J ⁰	I/O	_	PDs
	X2D26	P4E ⁰ P8C ⁰ P16B ⁰	I/O	_	PD _S , R _U
	X2D27	P4E ¹ P8C ¹ P16B ¹	I/O	_	PD _S , R _U
	X2D28	P4F ⁰ P8C ² P16B ²	I/O	_	PD _S , R _U
	X2D29	P4F ¹ P8C ³ P16B ³	I/O	_	PDs, Ru
	X2D30	P4F ² P8C ⁴ P16B ⁴	I/O	_	PDs, Ru
	X2D31	P4F ³ P8C ⁵ P16B ⁵	I/O	_	PD _S , R _U
	X2D32	P4E ² P8C ⁶ P16B ⁶	I/O	_	PD _S , R _U
	X2D33	P4E ³ P8C ⁷ P16B ⁷	I/O	_	PD _S , R _U
	X2D34	P1K ⁰	I/O	_	PDs
	X2D35	P1L ⁰	I/O	<u> </u>	PDs
	X2D36	P1M ⁰ P8D ⁰ P16B ⁸	I/O	_	PDs
	X2D37	P1N ⁰ P8D ¹ P16B ⁹	I/O	_	PD _S , R _U
	X2D38	P1O ⁰ P8D ² P16B ¹⁰	I/O	_	PD _S , R _U
	X2D39	P1P ⁰ P8D ³ P16B ¹¹	I/O	_	PD _S , R _U
	X2D40	P8D ⁴ P16B ¹²	I/O	_	PD _S , R _U
Tile 2 I/O	X2D41	P8D ⁵ P16B ¹³	I/O	_	PD _S , R _U
	X2D42	P8D ⁶ P16B ¹⁴	I/O	_	PD _S , R _U
	X2D43	P8D ⁷ P16B ¹⁵	I/O	_	PU _S , R _U
	X2D49	X2LC ⁴ⁱ _{5b} P32A ⁰	I/O	_	PDs
	X2D50	X2LC ³ⁱ _{5b} P32A ¹	I/O	_	PDs
	X2D51	X2LC _{5b} P32A ²	I/O	_	PDs
	X2D52	X2LC ¹ⁱ _{2b/5b} P32A ³	I/O	_	PDs
	X2D53	X2LC ⁰ⁱ _{2b/5b} P32A ⁴	I/O	_	PDs
	X2D54	X2LC ⁰⁰ _{2b/5b} P32A ⁵	I/O	_	PDs
	X2D55	X2LC ¹⁰ _{2b/5b} P32A ⁶	I/O	_	PDs
	X2D56	X2LC _{5b} ²⁰ P32A ⁷	I/O	_	PDs
	X2D57	X2LC _{5b} P32A ⁸	I/O	_	PDs
	X2D58	X2LC _{5b} ⁴⁰ P32A ⁹	I/O	_	PDs
	X2D61	X2LD ⁴ⁱ _{5b} P32A ¹⁰	I/O	_	PDs
	X2D62	X2LD _{5b} P32A ¹¹	I/O	_	PDs
	X2D63	X2LD ²ⁱ _{5b} P32A ¹²	I/O	_	PDs
	X2D64	X2LD ¹ⁱ _{2b/5b} P32A ¹³	I/O	_	PDs
	X2D65	X2LD ⁰ⁱ _{2b/5b} P32A ¹⁴	I/O	<u> </u>	PDs
	X2D66	X2LD ⁰⁰ _{2b/5b} P32A ¹⁵	1/0	_	PDs
	X2D67	X2LD ¹⁰ _{2b/5b} P32A ¹⁶	1/0	_	PDs
	X2D68	X2LD _{5b} P32A ¹⁷	I/O	_	PDs
	X2D69	X2LD _{5b} P32A ¹⁸	I/O	_	PDs




Module	Name	Function		Type	Active	Properties
	X3D42	P8D ⁶ P16E	3 ¹⁴	I/O	_	PD _S , R _U
	X3D43	P8D ⁷ P16E	3 ¹⁵	I/O	_	PU _S , R _U
	X3D49	X3LC ⁴⁰ _{5b}	P32A ⁰	I/O	_	PDs
	X3D50	X3LC _{5b}	P32A ¹	I/O	_	PDs
	X3D51	X3LC _{5b} ^{2o}	P32A ²	I/O	_	PDs
	X3D52	X3LC ^{1o} _{2b/5b}	P32A ³	I/O	_	PDs
	X3D53	X3LC ^{0o} _{2b/5b}	P32A ⁴	I/O	_	PDs
	X3D54	X3LC ⁰ⁱ _{2b/5b}	P32A ⁵	I/O	_	PDs
	X3D55	X3LC ¹ⁱ _{2b/5b}	P32A ⁶	I/O	_	PDs
	X3D56	X3LC ²ⁱ _{5b}	P32A ⁷	I/O	_	PDs
Tile 3 I/O	X3D57	X3LC ³ⁱ	P32A ⁸	I/O	_	PDs
	X3D58	X3LC ⁴ⁱ _{5b}	P32A ⁹	I/O	_	PDs
	X3D61	X3LD _{5b} ⁴⁰	P32A ¹⁰	I/O	_	PDs
	X3D62	X3LD _{5b} ³⁰	P32A ¹¹	I/O	_	PDs
	X3D63	X3LD _{5b} ²⁰	P32A ¹²	I/O	_	PDs
	X3D64	X3LD _{2b/5b}	P32A ¹³	I/O	_	PDs
	X3D65	X3LD ⁰⁰ _{2b/5b}	P32A ¹⁴	I/O	_	PDs
	X3D66	X3LD ⁰ⁱ _{2b/5b}	P32A ¹⁵	I/O	_	PDs
	X3D67	X3LD ¹ⁱ _{2b/5b}	P32A ¹⁶	I/O	_	PDs
	X3D68	X3LD ²ⁱ _{5b}	P32A ¹⁷	I/O	_	PDs
	X3D69	X3LD ³ⁱ _{5b}	P32A ¹⁸	I/O	_	PDs
	X3D70	X3LD ⁴ⁱ _{5b}	P32A ¹⁹	I/O	_	PDs
	SS_PLL_LOCK	Reserved (do not connect)		Output	_	PD
	SS_BYPASS_PLL_LOCK	Reserved (tie to VSS)		Input	_	PD
	SS_PLL_TEST	Reserved (do not connect)		Input	_	
	SS_OTP_VREF	Reserved (do not connect)		Output	_	
Reserved	SS_OTP_PWR_UP	Reserved (do not connect)	Output	_		
	SS_TEST_ENA	Reserved (tie to VSS)	Input	_	PD	
	SS_XC_CFG[1:0]	Reserved (tie to VSS)	Input	_	PD	
	SS_RESERVED	Reserved (do not connect)		Output	_	
	NC	Not connected		I/O	_	



4 Block Diagram



X1 and X2 shown on following page





5 Product Overview

The XMOS XS1-G04B-FB512 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of four xCORE Tiles, each comprising a flexible multicore microcontroller with tightly integrated I/O and on-chip memory. The processors run mutiple tasks simultaneously using logical cores, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Logical cores use channels to exchange data within a tile or across tiles. The tiles are connected via an integrated switch network, which uses a proprietary physical layer protocol, and which can also be used to add additional resources to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and XMOS-originated extensions to C, called XC, that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.

5.1 Logical cores, Synchronizers and Locks

Each xCORE Tile has up to eight active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued round-robin. If up to four logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least 1/n cycles (for n cores). Figure 1 shows the guaranteed core performance depending on the number of cores used.

Figure 1: Core performance

Speed Grade	Minimum MIPS per core (for n cores)												
	1 2 3 4 5 6 7 8												
400 MHz	100	100	100	100	80	67	57	50					

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum.

5.2 Channel Ends, Links and Switch

Logical cores communicate using point-to-point connections formed between two channel ends. Between tiles, channel communications are implemented over



SS_PLL_	SS_EXT_OSC_	SS_EXT_OSC_	PLL multi-	CLK Input	Boot Freq-
BYPASS	CONFIG	HS_MODE	plier ratio	(MHz)	ency (MHz)
0	0	X	20	12.5-20	250-400
0	1	0	5	25-50	125-250
0	1	1	2.5	50-100	125-250
1	X	Х	0.5	<100	<50

Figure 2: PLL boot modes

5.6 Boot ROM

The boot procedure is illustrated in Figure 3. If bit 5 of the security register is set (*see* §5.7.1), the device boots from OTP. Otherwise, SS_XCO_BS[1:0] controls the boot source.




Figure 3: Boot procedure

SS_XCO_BS[1:0] operates as an input prior to the de-assertion of SS_RESET. The device latches the value driven onto these pins on the rising edge (de-assertion) of SS_RESET. The value driven should be static and configured using pullup or pulldown resistors, as the device drives the boot status on these pins after reset. The value configured on these two pins defines the boot mode, as described in Figure 4.

After reset is complete, $SS_XCO_BS[3:0]$ becomes an output and indicates the boot mode, as described in Figure 5. $SS_XC1_BS[3:0]$ also becomes an output after reset, indicating the tile 1 boot mode. $SS_XCn_BS[3]$ indicates that the boot on tile n has completed.

5.7 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows \times 32-bit configuration which can be used to implement secure



SS_XC0_BS[1]	SS_XC0_BS[0]	Boot Mo	de								
0	0	Reserved	d								
0	1	Reserved	d								
			X0 boots from SPI, X1X3 from channel end 0 via X0								
_	_	Pin ^A	Signal	Description							
1	0	X0D00	MISO	Master In Slave Out							
		X0D01	SS	Slave Select							
		X0D10	SCLK	Clock							
		X0D11	MOSI	Master Out Slave In							
1	1	None: Device waits to be booted via ITAG									

Figure 4: Boot source pins

A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

Figure 5: Boot mode indication pins

SS_XCn_BS[2]	SS_XCn_BS[1]	SS_XCn_BS[0]	Boot Mode
0	0	1	Xn booted from OTP
0	1	0	Reserved
0	1	1	Xn booted from chanend 0
1	0	0	Xn booted from SPI
1	0	1	Xn booted from JTAG

bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

5.7.1 Security Register

The security register enables the following security features:

- ▶ Secure Boot: The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §5.6). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- ▶ Disable JTAG: The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
- ▶ Disable Link access: Other tiles are forbidden access to the processor state via the system switch.



Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.

- ▶ **Disable Global Debug access**: Disables access to the SS_DEBUG pin.
- ▶ OTP Master and Sector Lock: Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.

These security features provide a strong level of protection and are sufficient for providing strong IP security.

5.8 SRAM

Each xCORE Tile integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

5.9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.




Figure 6: JTAG chain structure

The JTAG chain structure is illustrated in Figure 6. Directly after reset, two TAP controllers are present in the JTAG chain for each xCORE Tile: the boundary scan



TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The SS_TRST pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the SS_TRST pin can be tied to ground to hold the JTAG module in reset.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 7.

Figure 7: IDCODE return value

В	t31				Device Identification Register												В	it0							
	Version Part Number										Manufacturer Identity									1					
0	(0	0	0	0 0 0 0 0 0 0 1 0 0 0 0 1 0 0									0	1	1	0	0	0	1	1	0	0	1	1
0 0				1			0				4			6					3	3		3			

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 8. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0 (all zero on unprogrammed devices).

Figure 8: USERCODE return value

Bi	it3	1												- 1	User	code	Reg	giste	r												В	it0
				0	TP L	Iser	ID					Unu	ısed									Silio	on I	Revi	ion							
0		0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		()			()			(0				2			8	8			()			())	

5.10 Power Supplies

The device has the following types of power supply pins:

- VDD pins for the xCORE Tile tile
- ▶ IO VDD pins for the I/O lines
- SS_PLL_AVDD pins for the PLL
- SS_OTP_VPP pins for faster programming the OTP (optional)

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The IO VDD supply must ramp to its final value before VDD reaches 0.4 V.

The SS_PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a $4.7\,\Omega$ resistor and 1 μ F multi-layer ceramic capacitor) is recommended on this pin.

The SS_OTP_VPP supply can be optionally provided for faster OTP programming times, otherwise an internal charge pump is used.



6.4 Reset Timing

Figure 12:

Symbol	Parameters	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	100			ns	
T(PLLLOCK)	PLL lock			1	ms	
T(INIT)	Initialization time			<100	μs	Α

A Shows the time taken to start booting after SS_RESET has gone high.

6.5 Quiescent Current

Figure 13: Quiescent current

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		120		mA	
I(PLLQ)	Quiescent PLL current		4		mA	

6.6 Power Consumption

Figure 14: xCORE Tile currents

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
PD	Tile power dissipation		1.6		Watts	A, B, C, D

- A Use for budgetary purposes only.
- B Assumes typical tile and I/O voltages operating at 400 MHz with nominal activity on all tiles.
- C PD(TYP) value is the usage power consumption under typical operating conditions.
- D PD(TYP) value includes quiescent current.



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-G Power Consumption document, X7561.

6.7 Clock

Figure 15: Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	12.5	20	20	MHz	
SR	Slew rate	1		2	ns	
f(MAX)	Processor clock frequency			400	MHz	

Further details can be found in the XS1-G Clock Frequency Control document, X3221.



6.8 xCORE Tile I/O AC Characteristics

Figure 16: I/O AC characteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(XOVALID)	Input data valid window	8			ns	
T(XOINVALID)	Output data invalid window	9			ns	
T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, X5821.

6.9 xConnect Link Performance

Figure 17: Link performance

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	A, B
B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	A, B
B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	В
B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	В

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

The asynchronous nature of links means that the relative phasing of SS_CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

6.10 JTAG Timing

Figure 18: JTAG timing

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(TCK)	TCK period	30			ns	
T(SETUP)	TDO to TCK setup time	5			ns	Α
T(HOLD)	TDO to TCK hold time			10	ns	Α
T(DELAY)	TCK to output delay			15	ns	В

A Timing applies to SS_TMS, SS_TRST and SS_TDI inputs.


All JTAG operations are synchronous to SS_TCK apart from the global asynchronous reset SS_TRST.



B 7.5 ns symbol time.

B Timing applies to SS_TDO output.

7 Package Information



	Dimens	ional Ref	
REF	Min	Nom	Max
Α			1.6
A1	0.27		
A2	1.02	1.06	1.1
D		20.0	
D1		18.4	
Е		20.0	
E1		18.4	
b		0.5	
С	0.32	0.36	0.40
е		0.8	
f		8.0	
m		24	
n		512	

Dime	nsional Tol
aaa	0.15
bbb	0.10
ddd	0.20
eee	0.15
fff	0.08

	Notes
--	-------

- All dimensions in mm.
 'a' represents the basis colder hall be
- 2. 'e' represents the basic solder ball pitch.
- 'm' represents the basic solder ball matrix size.
 'n' is the number of attached solder balls.
- 'b' is measurable at the maximum solder ball diameter parallel the primary datum – C –.
- 5. Dimension 'aaa' is measured parallel to primary datum C –.
- Primary datum C and the seating plane are defined by the spherical crowns of the solder halls
- 7. The package surface shall be matte finish charmilles 24 to 27.
- 8. The over package thickness 'A' already considers collapse balls.



12 Related Documentation

Document Title	Information	Document Number
The XMOS XS1 Architecture	ISA manual	X7879
XS1 Port I/O Timing	Port timings	X5821
XS1-G System Specification	Link, switch and system information	X2725
XS1-G Link Performance and Design Guidelines	Link timings	X7561
XS1-G Clock Frequency Control	Advanced clock control	X3221



13 Revision History

The page numbers in this section refer to this document.

Rev. X1066I-10/12

- 1. Renamed XCore to xCORE Tile, and Thread to Core.
- 2. Instruction description updated page 2.

Rev. X1066H-05/12-B

1. Block diagram updated: pins listed sequentially, 4-bit ports updated - page 11.

Rev. X1066G-05/12

- 1. SS_XCO_CFG and SS_PLL_BYPASS tied to VSS on page 4.
- 2. OTP section updated and moved before SRAM on page 17.

Rev. X1066F-03/12

- 1. Removed "Volatile" from Memory description on page 2.
- 2. Updated 32-bit port connection in block diagram on page 11.

Rev. X1066E-10/11

1. Updated "Part Marking" on page 24.

Rev. X1066D-05/11-B

- 1. Revised format.
- 2. Standard XMOS Link format XnLn on page 4.

Rev. X1066C-01/11

- 1. Replaced "Port Pin Table" with "Signal Description" on page 4.
- 2. Updated "ULPI" on page 24 with set of disabled signals.
- 3. Removed "Device Configuration".
- 4. Added "Associated Design Documentation" on page 25.
- 5. Clock frequencies of betweeen 20 MHz and 25 MHz are **not** supported.
- 6. Removed documentation of numerous JTAG commands, which were incorrect.
- 7. Updated Figure 10 in "DC Characteristics" on page 20 by removing rows for I(OH) and I(OL).
- 8. Updated Figure 17 in "xConnect Link Performance' on page 22 by removing rows for B(2link) and B(5link), and adding rows for B(2linkP), B(5linkP), B(2linkS) and B(5linkS).
- 9. Renamed IO VSS signals to VSS.

Rev. X1066B-06/10

- 1. Updated pin list on page 4.
- 2. Updated "Power Consumption" on page 21.



Rev. X1066A-12/09

1. Revised format.



Copyright © 2012, All Rights Reserved.

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.