

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	XCore
Core Size	32-Bit Quad-Core
Speed	400MIPS
Connectivity	Configurable
Peripherals	-
Number of I/O	256
Program Memory Size	256KB (64K x 32)
Program Memory Type	SRAM
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	0.95V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	512-LFBGA
Supplier Device Package	512-PBGA (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xmos/xs1-g04b-fb512-c4">https://www.e-xfl.com/product-detail/xmos/xs1-g04b-fb512-c4</a>

## Table of Contents

1	Features	2
2	Pin Configuration	3
3	Signal Description	4
4	Block Diagram	11
5	Product Overview	13
6	DC and Switching Characteristics	20
7	Package Information	23
8	Ordering Information	24
9	Development Tools	24
10	Addendum: XMOS USB Interface	24
11	Associated Design Documentation	25
12	Related Documentation	26
13	Revision History	27

---

## TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit <http://www.xmos.com/>.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

## 1 Features

### ► Quad-Tile Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Up to 1600 MIPS shared between up to 32 real-time logical cores
- Each logical core has:
  - Guaranteed throughput of between  $\frac{1}{4}$  and  $\frac{1}{8}$  of tile MIPS
  - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
  - All have single clock-cycle execution (except for divide)
  - 32x32→64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

### ► Programmable I/O

- 256 general-purpose I/O pins, configurable as input or output
- Port sampling rates of up to 60 MHz with respect to an external clock
- 128 channel ends for communication with other cores, on or off-chip

### ► Memory

- 256KB internal single-cycle SRAM (max 64KB per tile) for code and data storage
- 32KB internal OTP (max 8KB per tile) for application boot code

### ► JTAG Module for On-Chip Debug

### ► Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

### ► Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40°C to 85°C

### ► Speed Grade

- 400 MHz part: 400 MIPS

### ► 512-pin PBGA package 0.8 mm pitch

### 3 Signal Description

Module	Signal	Function	Type	Active	Properties
PU=Pull Up, PD=Pull Down, ST=Schmitt Trigger Input, OT=Output Tristate, S=Switchable R <sub>S</sub> =Required for SPI boot (§5.6), R <sub>U</sub> =Required for USB-enabled devices (§10)					
Power	VSS	Digital ground	GND	—	
	VDD	Digital tile power	PWR	—	
	IO VDD	Digital I/O power	PWR	—	
	SS_PLL_AGND	Analog ground for PLL	GND	—	
	SS_PLL_AVDD	Analog PLL power	PWR	—	
	SS_OTP_VPP	OTP programming voltage	PWR	—	
	SS_RESET	Global reset input	Input	—	
PLL	SS_CLK	PLL reference clock	Input	—	PD, ST
	SS_PLL_BYPASS	PLL bypass	Input	—	PD
	SS_EXT_OSC_CONFIG	Oscillator config	Input	—	PD
	SS_EXT_OSC_HS_MODE	Oscillator high-speed mode	Input	—	PD
	SS_XC0_BS[3:0]	Boot status (tile 0)	I/O	—	PU
	SS_XC1_BS[3:0]	Boot status (tile 1)	I/O	—	PU
JTAG	SS_TDI	Test data input	Input	—	PU, ST
	SS_TDO	Test data output	Output	—	PD
	SS_TMS	Test mode select	Input	—	PU, ST
	SS_TRST	Test reset input	Input	—	PU, ST
	SS_TCK	Test clock	Input	—	PU, ST
	SS_DEBUG	Multi-chip debug	I/O	—	PU
Tile 0 I/O	X0D00	P1A <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>S</sub>
	X0D01	X0LA <sup>4i</sup> <sub>5b</sub> P1B <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>S</sub>
	X0D02	X0LA <sup>3i</sup> <sub>5b</sub> P4A <sup>0</sup> P8A <sup>0</sup> P16A <sup>0</sup> P32A <sup>20</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D03	X0LA <sup>2i</sup> <sub>5b</sub> P4A <sup>1</sup> P8A <sup>1</sup> P16A <sup>1</sup> P32A <sup>21</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D04	X0LA <sup>1i</sup> <sub>2b/5b</sub> P4B <sup>0</sup> P8A <sup>2</sup> P16A <sup>2</sup> P32A <sup>22</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D05	X0LA <sup>0i</sup> <sub>2b/5b</sub> P4B <sup>1</sup> P8A <sup>3</sup> P16A <sup>3</sup> P32A <sup>23</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D06	X0LA <sup>0o</sup> <sub>2b/5b</sub> P4B <sup>2</sup> P8A <sup>4</sup> P16A <sup>4</sup> P32A <sup>24</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D07	X0LA <sup>1o</sup> <sub>2b/5b</sub> P4B <sup>3</sup> P8A <sup>5</sup> P16A <sup>5</sup> P32A <sup>25</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D08	X0LA <sup>2o</sup> <sub>5b</sub> P4A <sup>2</sup> P8A <sup>6</sup> P16A <sup>6</sup> P32A <sup>26</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D09	X0LA <sup>3o</sup> <sub>5b</sub> P4A <sup>3</sup> P8A <sup>7</sup> P16A <sup>7</sup> P32A <sup>27</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D10	X0LA <sup>4o</sup> <sub>5b</sub> P1C <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>S</sub>
	X0D11	P1D <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>S</sub>
	X0D12	P1E <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D13	X0LB <sup>4i</sup> <sub>5b</sub> P1F <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D14	X0LB <sup>3i</sup> <sub>5b</sub> P4C <sup>0</sup> P8B <sup>0</sup> P16A <sup>8</sup> P32A <sup>28</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D15	X0LB <sup>2i</sup> <sub>5b</sub> P4C <sup>1</sup> P8B <sup>1</sup> P16A <sup>9</sup> P32A <sup>29</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D16	X0LB <sup>1i</sup> <sub>2b/5b</sub> P4D <sup>0</sup> P8B <sup>2</sup> P16A <sup>10</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D17	X0LB <sup>0i</sup> <sub>2b/5b</sub> P4D <sup>1</sup> P8B <sup>3</sup> P16A <sup>11</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D18	X0LB <sup>0o</sup> <sub>2b/5b</sub> P4D <sup>2</sup> P8B <sup>4</sup> P16A <sup>12</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>

(continued)

Module	Name	Function	Type	Active	Properties
Tile 0 I/O	X0D19	X0LB <sub>2b/5b</sub> <sup>1o</sup> P4D <sup>3</sup> P8B <sup>5</sup> P16A <sup>13</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D20	X0LB <sub>5b</sub> <sup>2o</sup> P4C <sup>2</sup> P8B <sup>6</sup> P16A <sup>14</sup> P32A <sup>30</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D21	X0LB <sub>5b</sub> <sup>3o</sup> P4C <sup>3</sup> P8B <sup>7</sup> P16A <sup>15</sup> P32A <sup>31</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D22	X0LB <sub>5b</sub> <sup>4o</sup> P1G <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D23	P1H <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D24	P1I <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X0D25	P1J <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X0D26	P4E <sup>0</sup> P8C <sup>0</sup> P16B <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D27	P4E <sup>1</sup> P8C <sup>1</sup> P16B <sup>1</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D28	P4F <sup>0</sup> P8C <sup>2</sup> P16B <sup>2</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D29	P4F <sup>1</sup> P8C <sup>3</sup> P16B <sup>3</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D30	P4F <sup>2</sup> P8C <sup>4</sup> P16B <sup>4</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D31	P4F <sup>3</sup> P8C <sup>5</sup> P16B <sup>5</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D32	P4E <sup>2</sup> P8C <sup>6</sup> P16B <sup>6</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D33	P4E <sup>3</sup> P8C <sup>7</sup> P16B <sup>7</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D34	P1K <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X0D35	P1L <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X0D36	P1M <sup>0</sup> P8D <sup>0</sup> P16B <sup>8</sup>	I/O	—	PD <sub>S</sub>
	X0D37	P1N <sup>0</sup> P8D <sup>1</sup> P16B <sup>9</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D38	P1O <sup>0</sup> P8D <sup>2</sup> P16B <sup>10</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D39	P1P <sup>0</sup> P8D <sup>3</sup> P16B <sup>11</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D40	P8D <sup>4</sup> P16B <sup>12</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D41	P8D <sup>5</sup> P16B <sup>13</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D42	P8D <sup>6</sup> P16B <sup>14</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X0D43	P8D <sup>7</sup> P16B <sup>15</sup>	I/O	—	PU <sub>S</sub> , R <sub>U</sub>
	X0D49	X0LC <sub>5b</sub> <sup>4i</sup> P32A <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X0D50	X0LC <sub>5b</sub> <sup>3i</sup> P32A <sup>1</sup>	I/O	—	PD <sub>S</sub>
	X0D51	X0LC <sub>5b</sub> <sup>2i</sup> P32A <sup>2</sup>	I/O	—	PD <sub>S</sub>
	X0D52	X0LC <sub>2b/5b</sub> <sup>1i</sup> P32A <sup>3</sup>	I/O	—	PD <sub>S</sub>
	X0D53	X0LC <sub>2b/5b</sub> <sup>0i</sup> P32A <sup>4</sup>	I/O	—	PD <sub>S</sub>
	X0D54	X0LC <sub>2b/5b</sub> <sup>0o</sup> P32A <sup>5</sup>	I/O	—	PD <sub>S</sub>
	X0D55	X0LC <sub>2b/5b</sub> <sup>1o</sup> P32A <sup>6</sup>	I/O	—	PD <sub>S</sub>
	X0D56	X0LC <sub>5b</sub> <sup>2o</sup> P32A <sup>7</sup>	I/O	—	PD <sub>S</sub>
	X0D57	X0LC <sub>5b</sub> <sup>3o</sup> P32A <sup>8</sup>	I/O	—	PD <sub>S</sub>
	X0D58	X0LC <sub>5b</sub> <sup>4o</sup> P32A <sup>9</sup>	I/O	—	PD <sub>S</sub>
	X0D61	X0LD <sub>5b</sub> <sup>4i</sup> P32A <sup>10</sup>	I/O	—	PD <sub>S</sub>
	X0D62	X0LD <sub>5b</sub> <sup>3i</sup> P32A <sup>11</sup>	I/O	—	PD <sub>S</sub>
	X0D63	X0LD <sub>5b</sub> <sup>2i</sup> P32A <sup>12</sup>	I/O	—	PD <sub>S</sub>
	X0D64	X0LD <sub>2b/5b</sub> <sup>1i</sup> P32A <sup>13</sup>	I/O	—	PD <sub>S</sub>
	X0D65	X0LD <sub>2b/5b</sub> <sup>0i</sup> P32A <sup>14</sup>	I/O	—	PD <sub>S</sub>
	X0D66	X0LD <sub>2b/5b</sub> <sup>0o</sup> P32A <sup>15</sup>	I/O	—	PD <sub>S</sub>
	X0D67	X0LD <sub>2b/5b</sub> <sup>1o</sup> P32A <sup>16</sup>	I/O	—	PD <sub>S</sub>
	X0D68	X0LD <sub>5b</sub> <sup>2o</sup> P32A <sup>17</sup>	I/O	—	PD <sub>S</sub>

(continued)

Module	Name	Function	Type	Active	Properties
Tile 0 I/O	X0D69	X0LD <sub>5b</sub> <sup>30</sup> P32A <sup>18</sup>	I/O	—	PD <sub>S</sub>
	X0D70	X0LD <sub>5b</sub> <sup>40</sup> P32A <sup>19</sup>	I/O	—	PD <sub>S</sub>
Tile 1 I/O	X1D00	P1A <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X1D01	X1LA <sub>5b</sub> <sup>40</sup> P1B <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X1D02	X1LA <sub>5b</sub> <sup>30</sup> P4A <sup>0</sup> P8A <sup>0</sup> P16A <sup>0</sup> P32A <sup>20</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D03	X1LA <sub>5b</sub> <sup>20</sup> P4A <sup>1</sup> P8A <sup>1</sup> P16A <sup>1</sup> P32A <sup>21</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D04	X1LA <sub>2b/5b</sub> <sup>10</sup> P4B <sup>0</sup> P8A <sup>2</sup> P16A <sup>2</sup> P32A <sup>22</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D05	X1LA <sub>2b/5b</sub> <sup>00</sup> P4B <sup>1</sup> P8A <sup>3</sup> P16A <sup>3</sup> P32A <sup>23</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D06	X1LA <sub>2b/5b</sub> <sup>01</sup> P4B <sup>2</sup> P8A <sup>4</sup> P16A <sup>4</sup> P32A <sup>24</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D07	X1LA <sub>2b/5b</sub> <sup>11</sup> P4B <sup>3</sup> P8A <sup>5</sup> P16A <sup>5</sup> P32A <sup>25</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D08	X1LA <sub>5b</sub> <sup>21</sup> P4A <sup>2</sup> P8A <sup>6</sup> P16A <sup>6</sup> P32A <sup>26</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D09	X1LA <sub>5b</sub> <sup>31</sup> P4A <sup>3</sup> P8A <sup>7</sup> P16A <sup>7</sup> P32A <sup>27</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D10	X1LA <sub>5b</sub> <sup>41</sup> P1C <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X1D11	P1D <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X1D12	P1E <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D13	X1LB <sub>5b</sub> <sup>40</sup> P1F <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D14	X1LB <sub>5b</sub> <sup>30</sup> P4C <sup>0</sup> P8B <sup>0</sup> P16A <sup>8</sup> P32A <sup>28</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D15	X1LB <sub>5b</sub> <sup>20</sup> P4C <sup>1</sup> P8B <sup>1</sup> P16A <sup>9</sup> P32A <sup>29</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D16	X1LB <sub>2b/5b</sub> <sup>10</sup> P4D <sup>0</sup> P8B <sup>2</sup> P16A <sup>10</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D17	X1LB <sub>2b/5b</sub> <sup>00</sup> P4D <sup>1</sup> P8B <sup>3</sup> P16A <sup>11</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D18	X1LB <sub>2b/5b</sub> <sup>01</sup> P4D <sup>2</sup> P8B <sup>4</sup> P16A <sup>12</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D19	X1LB <sub>2b/5b</sub> <sup>11</sup> P4D <sup>3</sup> P8B <sup>5</sup> P16A <sup>13</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D20	X1LB <sub>5b</sub> <sup>21</sup> P4C <sup>2</sup> P8B <sup>6</sup> P16A <sup>14</sup> P32A <sup>30</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D21	X1LB <sub>5b</sub> <sup>31</sup> P4C <sup>3</sup> P8B <sup>7</sup> P16A <sup>15</sup> P32A <sup>31</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D22	X1LB <sub>5b</sub> <sup>41</sup> P1G <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D23	P1H <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D24	P1I <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X1D25	P1J <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X1D26	P4E <sup>0</sup> P8C <sup>0</sup> P16B <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D27	P4E <sup>1</sup> P8C <sup>1</sup> P16B <sup>1</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D28	P4F <sup>0</sup> P8C <sup>2</sup> P16B <sup>2</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D29	P4F <sup>1</sup> P8C <sup>3</sup> P16B <sup>3</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D30	P4F <sup>2</sup> P8C <sup>4</sup> P16B <sup>4</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D31	P4F <sup>3</sup> P8C <sup>5</sup> P16B <sup>5</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D32	P4E <sup>2</sup> P8C <sup>6</sup> P16B <sup>6</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D33	P4E <sup>3</sup> P8C <sup>7</sup> P16B <sup>7</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D34	P1K <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D35	P1L <sup>0</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D36	P1M <sup>0</sup> P8D <sup>0</sup> P16B <sup>8</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D37	P1N <sup>0</sup> P8D <sup>1</sup> P16B <sup>9</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D38	P1O <sup>0</sup> P8D <sup>2</sup> P16B <sup>10</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D39	P1P <sup>0</sup> P8D <sup>3</sup> P16B <sup>11</sup>	I/O	—	PD <sub>S</sub> , RU
	X1D40	P8D <sup>4</sup> P16B <sup>12</sup>	I/O	—	PD <sub>S</sub> , RU

(continued)


Module	Name	Function	Type	Active	Properties
Tile 2 I/O	X2D20	X2LB <sub>5b</sub> <sup>2o</sup> P4C <sup>2</sup> P8B <sup>6</sup> P16A <sup>14</sup> P32A <sup>30</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D21	X2LB <sub>5b</sub> <sup>3o</sup> P4C <sup>3</sup> P8B <sup>7</sup> P16A <sup>15</sup> P32A <sup>31</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D22	X2LB <sub>5b</sub> <sup>4o</sup> P1G <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D23	P1H <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D24	P1I <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X2D25	P1J <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X2D26	P4E <sup>0</sup> P8C <sup>0</sup> P16B <sup>0</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D27	P4E <sup>1</sup> P8C <sup>1</sup> P16B <sup>1</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D28	P4F <sup>0</sup> P8C <sup>2</sup> P16B <sup>2</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D29	P4F <sup>1</sup> P8C <sup>3</sup> P16B <sup>3</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D30	P4F <sup>2</sup> P8C <sup>4</sup> P16B <sup>4</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D31	P4F <sup>3</sup> P8C <sup>5</sup> P16B <sup>5</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D32	P4E <sup>2</sup> P8C <sup>6</sup> P16B <sup>6</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D33	P4E <sup>3</sup> P8C <sup>7</sup> P16B <sup>7</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D34	P1K <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X2D35	P1L <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X2D36	P1M <sup>0</sup> P8D <sup>0</sup> P16B <sup>8</sup>	I/O	—	PD <sub>S</sub>
	X2D37	P1N <sup>0</sup> P8D <sup>1</sup> P16B <sup>9</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D38	P1O <sup>0</sup> P8D <sup>2</sup> P16B <sup>10</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D39	P1P <sup>0</sup> P8D <sup>3</sup> P16B <sup>11</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D40	P8D <sup>4</sup> P16B <sup>12</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D41	P8D <sup>5</sup> P16B <sup>13</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D42	P8D <sup>6</sup> P16B <sup>14</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X2D43	P8D <sup>7</sup> P16B <sup>15</sup>	I/O	—	PU <sub>S</sub> , R <sub>U</sub>
	X2D49	X2LC <sub>5b</sub> <sup>4i</sup> P32A <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X2D50	X2LC <sub>5b</sub> <sup>3i</sup> P32A <sup>1</sup>	I/O	—	PD <sub>S</sub>
	X2D51	X2LC <sub>5b</sub> <sup>2i</sup> P32A <sup>2</sup>	I/O	—	PD <sub>S</sub>
	X2D52	X2LC <sub>2b/5b</sub> <sup>1i</sup> P32A <sup>3</sup>	I/O	—	PD <sub>S</sub>
	X2D53	X2LC <sub>2b/5b</sub> <sup>0i</sup> P32A <sup>4</sup>	I/O	—	PD <sub>S</sub>
	X2D54	X2LC <sub>2b/5b</sub> <sup>1o</sup> P32A <sup>5</sup>	I/O	—	PD <sub>S</sub>
	X2D55	X2LC <sub>2b/5b</sub> <sup>2o</sup> P32A <sup>6</sup>	I/O	—	PD <sub>S</sub>
	X2D56	X2LC <sub>5b</sub> <sup>2o</sup> P32A <sup>7</sup>	I/O	—	PD <sub>S</sub>
	X2D57	X2LC <sub>5b</sub> <sup>3o</sup> P32A <sup>8</sup>	I/O	—	PD <sub>S</sub>
	X2D58	X2LC <sub>5b</sub> <sup>4o</sup> P32A <sup>9</sup>	I/O	—	PD <sub>S</sub>
	X2D61	X2LD <sub>5b</sub> <sup>4i</sup> P32A <sup>10</sup>	I/O	—	PD <sub>S</sub>
	X2D62	X2LD <sub>5b</sub> <sup>3i</sup> P32A <sup>11</sup>	I/O	—	PD <sub>S</sub>
	X2D63	X2LD <sub>5b</sub> <sup>2i</sup> P32A <sup>12</sup>	I/O	—	PD <sub>S</sub>
	X2D64	X2LD <sub>2b/5b</sub> <sup>1i</sup> P32A <sup>13</sup>	I/O	—	PD <sub>S</sub>
	X2D65	X2LD <sub>2b/5b</sub> <sup>0i</sup> P32A <sup>14</sup>	I/O	—	PD <sub>S</sub>
	X2D66	X2LD <sub>2b/5b</sub> <sup>0o</sup> P32A <sup>15</sup>	I/O	—	PD <sub>S</sub>
	X2D67	X2LD <sub>2b/5b</sub> <sup>1o</sup> P32A <sup>16</sup>	I/O	—	PD <sub>S</sub>
	X2D68	X2LD <sub>5b</sub> <sup>2o</sup> P32A <sup>17</sup>	I/O	—	PD <sub>S</sub>
	X2D69	X2LD <sub>5b</sub> <sup>3o</sup> P32A <sup>18</sup>	I/O	—	PD <sub>S</sub>

(continued)

Module	Name	Function	Type	Active	Properties
Tile 3 I/O	X3D42	P8D <sup>6</sup> P16B <sup>14</sup>	I/O	—	PD <sub>S</sub> , R <sub>U</sub>
	X3D43	P8D <sup>7</sup> P16B <sup>15</sup>	I/O	—	PU <sub>S</sub> , R <sub>U</sub>
	X3D49	X3LC <sup>4o</sup> <sub>5b</sub> P32A <sup>0</sup>	I/O	—	PD <sub>S</sub>
	X3D50	X3LC <sup>3o</sup> <sub>5b</sub> P32A <sup>1</sup>	I/O	—	PD <sub>S</sub>
	X3D51	X3LC <sup>2o</sup> <sub>5b</sub> P32A <sup>2</sup>	I/O	—	PD <sub>S</sub>
	X3D52	X3LC <sup>1o</sup> <sub>2b/5b</sub> P32A <sup>3</sup>	I/O	—	PD <sub>S</sub>
	X3D53	X3LC <sup>0o</sup> <sub>2b/5b</sub> P32A <sup>4</sup>	I/O	—	PD <sub>S</sub>
	X3D54	X3LC <sup>0i</sup> <sub>2b/5b</sub> P32A <sup>5</sup>	I/O	—	PD <sub>S</sub>
	X3D55	X3LC <sup>1i</sup> <sub>2b/5b</sub> P32A <sup>6</sup>	I/O	—	PD <sub>S</sub>
	X3D56	X3LC <sup>2i</sup> <sub>5b</sub> P32A <sup>7</sup>	I/O	—	PD <sub>S</sub>
	X3D57	X3LC <sup>3i</sup> <sub>5b</sub> P32A <sup>8</sup>	I/O	—	PD <sub>S</sub>
	X3D58	X3LC <sup>4i</sup> <sub>5b</sub> P32A <sup>9</sup>	I/O	—	PD <sub>S</sub>
	X3D61	X3LD <sup>4o</sup> <sub>5b</sub> P32A <sup>10</sup>	I/O	—	PD <sub>S</sub>
	X3D62	X3LD <sup>3o</sup> <sub>5b</sub> P32A <sup>11</sup>	I/O	—	PD <sub>S</sub>
	X3D63	X3LD <sup>2o</sup> <sub>5b</sub> P32A <sup>12</sup>	I/O	—	PD <sub>S</sub>
	X3D64	X3LD <sup>1o</sup> <sub>2b/5b</sub> P32A <sup>13</sup>	I/O	—	PD <sub>S</sub>
	X3D65	X3LD <sup>0o</sup> <sub>2b/5b</sub> P32A <sup>14</sup>	I/O	—	PD <sub>S</sub>
	X3D66	X3LD <sup>0i</sup> <sub>2b/5b</sub> P32A <sup>15</sup>	I/O	—	PD <sub>S</sub>
	X3D67	X3LD <sup>1i</sup> <sub>2b/5b</sub> P32A <sup>16</sup>	I/O	—	PD <sub>S</sub>
	X3D68	X3LD <sup>2i</sup> <sub>5b</sub> P32A <sup>17</sup>	I/O	—	PD <sub>S</sub>
	X3D69	X3LD <sup>3i</sup> <sub>5b</sub> P32A <sup>18</sup>	I/O	—	PD <sub>S</sub>
	X3D70	X3LD <sup>4i</sup> <sub>5b</sub> P32A <sup>19</sup>	I/O	—	PD <sub>S</sub>
Reserved	SS_PLL_LOCK	Reserved (do not connect)	Output	—	PD
	SS_BYPASS_PLL_LOCK	Reserved (tie to VSS)	Input	—	PD
	SS_PLL_TEST	Reserved (do not connect)	Input	—	
	SS_OTP_VREF	Reserved (do not connect)	Output	—	
	SS_OTP_PWR_UP	Reserved (do not connect)	Output	—	
	SS_TEST_ENA	Reserved (tie to VSS)	Input	—	PD
	SS_XC_CFG[1:0]	Reserved (tie to VSS)	Input	—	PD
	SS_RESERVED	Reserved (do not connect)	Output	—	
	NC	Not connected	I/O	—	




## 4 Block Diagram



X1 and X2 shown on following page

X0 and X3 shown on previous page



## 5 Product Overview

The XMOS XS1-G04B-FB512 is a powerful device that provides a simple design process and highly-flexible solution to many applications. The device consists of four xCORE Tiles, each comprising a flexible multicore microcontroller with tightly integrated I/O and on-chip memory. The processors run multiple tasks simultaneously using logical cores, each of which is guaranteed a slice of processing power and can execute computational code, control software and I/O interfaces. Logical cores use channels to exchange data within a tile or across tiles. The tiles are connected via an integrated switch network, which uses a proprietary physical layer protocol, and which can also be used to add additional resources to a design. The I/O pins are driven using intelligent ports that can serialize data, interpret strobe signals and wait for scheduled times or events, making the device ideal for real-time control applications.

The device can be configured using a set of software components that are rapidly customized and composed. XMOS provides source code libraries for many standard components. The device can be programmed using high-level languages such as C/C++ and XMOS-originated extensions to C, called XC, that simplify the control over concurrency, I/O and time.

The XMOS toolchain includes compilers, a simulator, debugger and static timing analyzer. The combination of real-time software, a compiler and timing analyzer enables the programmer to close timings on components of the design without a detailed understanding of the hardware characteristics.

### 5.1 Logical cores, Synchronizers and Locks

Each xCORE Tile has up to eight active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued round-robin. If up to four logical cores are active, each core is allocated a quarter of the processing cycles. If more than four logical cores are active, each core is allocated at least  $1/n$  cycles (for  $n$  cores). Figure 1 shows the guaranteed core performance depending on the number of cores used.

**Figure 1:**  
Core  
performance

Speed Grade	Minimum MIPS per core (for $n$ cores)							
	1	2	3	4	5	6	7	8
400 MHz	100	100	100	100	80	67	57	50

There is no way that the performance of a logical core can be reduced below these predicted levels. Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than four logical cores, the performance of each core is often higher than the predicted minimum.

### 5.2 Channel Ends, Links and Switch

Logical cores communicate using point-to-point connections formed between two channel ends. Between tiles, channel communications are implemented over


**Figure 2:**  
PLL boot  
modes

SS_PLL_ BYPASS	SS_EXT_OSC_ CONFIG	SS_EXT_OSC_ HS_MODE	PLL multi- plier ratio	CLK Input (MHz)	Boot Freq- ency (MHz)
0	0	X	20	12.5–20	250–400
0	1	0	5	25–50	125–250
0	1	1	2.5	50–100	125–250
1	X	X	0.5	<100	<50

## 5.6 Boot ROM

The boot procedure is illustrated in Figure 3. If bit 5 of the security register is set (see §5.7.1), the device boots from OTP. Otherwise, SS\_XC0\_BS[1:0] controls the boot source.

**Figure 3:**  
Boot  
procedure



SS\_XC0\_BS[1:0] operates as an input prior to the de-assertion of SS\_RESET. The device latches the value driven onto these pins on the rising edge (de-assertion) of SS\_RESET. The value driven should be static and configured using pullup or pulldown resistors, as the device drives the boot status on these pins after reset. The value configured on these two pins defines the boot mode, as described in Figure 4.

After reset is complete, SS\_XC0\_BS[3:0] becomes an output and indicates the boot mode, as described in Figure 5. SS\_XC1\_BS[3:0] also becomes an output after reset, indicating the tile 1 boot mode. SS\_XC*n*\_BS[3] indicates that the boot on tile *n* has completed.

## 5.7 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in 2k rows x 32-bit configuration which can be used to implement secure

SS_XC0_BS[1]	SS_XC0_BS[0]	Boot Mode		
0	0	Reserved		
0	1	Reserved		
1	0	X0 boots from SPI, X1..X3 from channel end 0 via X0		
		Pin <sup>A</sup>	Signal	Description
		X0D00	MISO	Master In Slave Out
		X0D01	SS	Slave Select
		X0D10	SCLK	Clock
		X0D11	MOSI	Master Out Slave In
1	1	None: Device waits to be booted via JTAG		

**Figure 4:**  
Boot source pins

A The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. An SPI boot program can be burned into OTP and used at any time.

SS_XCn_BS[2]	SS_XCn_BS[1]	SS_XCn_BS[0]	Boot Mode
0	0	1	Xn booted from OTP
0	1	0	Reserved
0	1	1	Xn booted from chanend 0
1	0	0	Xn booted from SPI
1	0	1	Xn booted from JTAG

**Figure 5:**  
Boot mode indication pins

bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

### 5.7.1 Security Register

The security register enables the following security features:

- **Secure Boot:** The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (*see* §5.6). This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.
- **Disable JTAG:** The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.
- **Disable Link access:** Other tiles are forbidden access to the processor state via the system switch.

Disabling both JTAG and Link access transforms an xCORE Tile into a “secure island” with other tiles free for non-secure user application code.

- **Disable Global Debug access:** Disables access to the SS\_DEBUG pin.
- **OTP Master and Sector Lock:** Further access to the OTP is prevented by setting the master lock. Locks can also be applied to each of the four OTP sectors individually.


These security features provide a strong level of protection and are sufficient for providing strong IP security.

## 5.8 SRAM

Each xCORE Tile integrates a single 64 KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

## 5.9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory.



**Figure 6:**  
JTAG chain  
structure

The JTAG chain structure is illustrated in Figure 6. Directly after reset, two TAP controllers are present in the JTAG chain for each xCORE Tile: the boundary scan

TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The SS\_TRST pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the SS\_TRST pin can be tied to ground to hold the JTAG module in reset.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 7.

**Figure 7:**  
IDCODE  
return value

Device Identification Register																																Bit0
Version				Part Number																Manufacturer Identity												1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1
0				0				1				0				4				6				3				3				

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 8. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0 (all zero on unprogrammed devices).

**Figure 8:**  
USERCODE  
return value

Bit31										Usercode Register																				Bit0		
OTP User ID										Unused				Silicon Revision																		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0				0				0				2				8				0				0				0				

## 5.10 Power Supplies

The device has the following types of power supply pins:

- ▶ VDD pins for the xCORE Tile tile
- ▶ IO VDD pins for the I/O lines
- ▶ SS\_PLL\_AVDD pins for the PLL
- ▶ SS\_OTP\_VPP pins for faster programming the OTP (optional)

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The IO VDD supply must ramp to its final value before VDD reaches 0.4 V.

The SS\_PLL\_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7  $\Omega$  resistor and 1  $\mu$ F multi-layer ceramic capacitor) is recommended on this pin.

The SS\_OTP\_VPP supply can be optionally provided for faster OTP programming times, otherwise an internal charge pump is used.

## 6.4 Reset Timing

**Figure 12:**  
Reset timing

Symbol	Parameters	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	100			ns	
T(PLLLOCK)	PLL lock			1	ms	
T(INIT)	Initialization time			<100	µs	A

A Shows the time taken to start booting after SS\_RESET has gone high.

## 6.5 Quiescent Current

**Figure 13:**  
Quiescent  
current

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		120		mA	
I(PLLQ)	Quiescent PLL current		4		mA	

## 6.6 Power Consumption

**Figure 14:**  
xCORE Tile  
currents

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
PD	Tile power dissipation		1.6		Watts	A, B, C, D

A Use for budgetary purposes only.

B Assumes typical tile and I/O voltages operating at 400 MHz with nominal activity on all tiles.

C PD(TYP) value is the usage power consumption under typical operating conditions.

D PD(TYP) value includes quiescent current.



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.

More detailed power analysis can be found in the XS1-G Power Consumption document, [X7561](#).

## 6.7 Clock

**Figure 15:**  
Clock

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
f	Frequency	12.5	20	20	MHz	
SR	Slew rate	1		2	ns	
f(MAX)	Processor clock frequency			400	MHz	

Further details can be found in the XS1-G Clock Frequency Control document, [X3221](#).



## 6.8 xCORE Tile I/O AC Characteristics

**Figure 16:**  
I/O AC char-  
acteristics

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(XOVALID)	Input data valid window	8			ns	
T(XOINVALID)	Output data invalid window	9			ns	
T(XIFMAX)	Rate at which data can be sampled with respect to an external clock			60	MHz	

The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a window rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data.

Information on interfacing to high-speed synchronous interfaces can be found in the XS1 Port I/O Timing document, [X5821](#).

## 6.9 xConnect Link Performance

**Figure 17:**  
Link  
performance

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
B(2blinkP)	2b link bandwidth (packetized)			87	MBit/s	A, B
B(5blinkP)	5b link bandwidth (packetized)			217	MBit/s	A, B
B(2blinkS)	2b link bandwidth (streaming)			100	MBit/s	B
B(5blinkS)	5b link bandwidth (streaming)			250	MBit/s	B

A Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and payload.

B 7.5 ns symbol time.

The asynchronous nature of links means that the relative phasing of SS\_CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria.

## 6.10 JTAG Timing

**Figure 18:**  
JTAG timing


Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
T(TCK)	TCK period	30			ns	
T(SETUP)	TDO to TCK setup time	5			ns	A
T(HOLD)	TDO to TCK hold time			10	ns	A
T(DELAY)	TCK to output delay			15	ns	B

A Timing applies to SS\_TMS, SS\_TRST and SS\_TDI inputs.

B Timing applies to SS\_TDO output.

All JTAG operations are synchronous to SS\_TCK apart from the global asynchronous reset SS\_TRST.

## 7 Package Information



Dimensional Ref			
REF	Min	Nom	Max
A			1.6
A1	0.27		
A2	1.02	1.06	1.1
D		20.0	
D1		18.4	
E		20.0	
E1		18.4	
b		0.5	
c	0.32	0.36	0.40
e		0.8	
f		0.8	
m		24	
n		512	

Dimensional Tol	
aaa	0.15
bbb	0.10
ddd	0.20
eee	0.15
fff	0.08

Notes	
1.	All dimensions in mm.
2.	'e' represents the basic solder ball pitch.
3.	'm' represents the basic solder ball matrix size. 'n' is the number of attached solder balls.
4.	'b' is measurable at the maximum solder ball diameter parallel the primary datum – C –.
5.	Dimension 'aaa' is measured parallel to primary datum – C –.
6.	Primary datum – C – and the seating plane are defined by the spherical crowns of the solder balls.
7.	The package surface shall be matte finish charmilles 24 to 27.
8.	The over package thickness 'A' already considers collapse balls.

## 12 Related Documentation

Document Title	Information	Document Number
The XMOS XS1 Architecture	ISA manual	<a href="#">X7879</a>
XS1 Port I/O Timing	Port timings	<a href="#">X5821</a>
XS1-G System Specification	Link, switch and system information	<a href="#">X2725</a>
XS1-G Link Performance and Design Guidelines	Link timings	<a href="#">X7561</a>
XS1-G Clock Frequency Control	Advanced clock control	<a href="#">X3221</a>

## 13 Revision History

The page numbers in this section refer to this document.

### Rev. X1066I-10/12

1. Renamed XCore to xCORE Tile, and Thread to Core.
2. Instruction description updated - page [2](#).

### Rev. X1066H-05/12-B

1. Block diagram updated: pins listed sequentially, 4-bit ports updated - page [11](#).

### Rev. X1066G-05/12

1. SS\_XCO\_CFG and SS\_PLL\_BYPASS tied to VSS on page [4](#).
2. OTP section updated and moved before SRAM on page [17](#).

### Rev. X1066F-03/12

1. Removed "Volatile" from Memory description on page [2](#).
2. Updated 32-bit port connection in block diagram on page [11](#).

### Rev. X1066E-10/11

1. Updated "Part Marking" on page [24](#).

### Rev. X1066D-05/11-B

1. Revised format.
2. Standard XMOS Link format XnLn on page [4](#).

### Rev. X1066C-01/11

1. Replaced "Port Pin Table" with "Signal Description" on page [4](#).
2. Updated "ULPI" on page [24](#) with set of disabled signals.
3. Removed "Device Configuration".
4. Added "Associated Design Documentation" on page [25](#).
5. Clock frequencies of between 20 MHz and 25 MHz are **not** supported.
6. Removed documentation of numerous JTAG commands, which were incorrect.
7. Updated Figure [10](#) in "DC Characteristics" on page [20](#) by removing rows for I(OH) and I(OL).
8. Updated Figure [17](#) in "xConnect Link Performance" on page [22](#) by removing rows for B(2link) and B(5link), and adding rows for B(2linkP), B(5linkP), B(2linkS) and B(5linkS).
9. Renamed IO VSS signals to VSS.

### Rev. X1066B-06/10

1. Updated pin list on page [4](#).
2. Updated "Power Consumption" on page [21](#).

**Rev. X1066A-12/09**

1. Revised format.



Copyright © 2012, All Rights Reserved.

---

Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the "Information") and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

---