

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj32gb002-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



28/44-Pin, 16-Bit, Flash Microcontrollers with USB On-The-Go (OTG) and nanoWatt XLP Technology

Universal Serial Bus Features:

- USB v2.0 On-The-Go (OTG) Compliant
- Dual Role Capable can act as either Host or Peripheral
 Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB Operation in Host mode
- Full-Speed USB Operation in Device mode
- High-Precision PLL for USB
- 0.25% Accuracy using Internal Oscillator No External Crystal Required
- Internal Voltage Boost Assist for USB Bus Voltage Generation
- Interface for Off-Chip Charge Pump for USB Bus
 Voltage Generation
- Supports up to 32 Endpoints (16 bidirectional):
- USB module can use any RAM location on the device as USB endpoint buffers
- On-Chip USB Transceiver
- Interface for Off-Chip USB Transceiver
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- · On-Chip Pull-up and Pull-Down Resistors

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 0.25% Typical Accuracy:
- 96 MHz PLL
- Multiple divide options
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture:
 - 76 base instructions
 - Flexible addressing modes
- · Linear Program Memory Addressing up to 12 Mbytes
- Linear Data Memory Addressing up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Power Management Modes:


- Selectable Power Management modes with nanoWatt XLP Technology for Extremely Low Power:
 - Deep Sleep mode allows near total power-down (20 nA typical and 500 nA with RTCC or WDT), along with the ability to wake-up on external triggers or self-wake on programmable WDT or RTCC alarm
 - Extreme low-power DSBOR for Deep Sleep, LPBOR for all other modes
 - Sleep mode shuts down peripherals and core for substantial power reduction, fast wake-up
 - Idle mode shuts down the CPU and peripherals for significant power reduction, down to 4.5 μA typical
 - Doze mode enables CPU clock to run slower than peripherals
 - Alternate Clock modes allow on-the-fly switching to a lower clock speed for selective power reduction during Run mode down to 15 μA typical

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- · High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Flash Program Memory:
 - 10,000 erase/write cycle endurance (minimum)
- 20-year data retention minimum
- Selectable write protection boundary
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip FRC oscillator
- On-Chip 2.5V Regulator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Two Flexible Watchdog Timers (WDT) for Reliable Operation:
 - Standard programmable WDT for normal operation
 Extreme low-power WDT with programmable
- period of 2 ms to 26 days for Deep Sleep mode • In-Circuit Serial Programming™ (ICSP™) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support

		<u>ک</u>		Remappable Peripherals												
PIC24FJ Device	Pins	Program Memo (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/PWM Output	UART w/ IrDA®	IdS	I²C™	10-Bit A/D (ch)	Comparators	PMP/PSP	RTCC	CTMU	USB OTG
32GB002	28	32K	8K	15	5	5	5	2	2	2	9	3	Y	Y	Y	Y
64GB002	28	64K	8K	15	5	5	5	2	2	2	9	3	Y	Y	Y	Y
32GB004	44	32K	8K	25	5	5	5	2	2	2	13	3	Y	Y	Y	Y
64GB004	44	64K	8K	25	5	5	5	2	2	2	13	3	Y	Y	Y	Y

Pin Diagrams



Р	in Numbe	r					
28-Pin SPDIP/ SOIC/SSOP	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description		
15	12	42	Р	_	USB Voltage, Host mode (5V).		
26	23	15	0	_	USB External VBUS Control Output		
25	22	14	0		USB OTG External Charge Pump Control.		
26	23	15	Ι	ANA	USB OTG Internal Charge Pump Feedback Control.		
2	27	19	I	ST	USB VBUS Valid Status Input.		
20	17	7	Р		External Filter Capacitor Connection (regulator enabled).		
25	22	14	0		USB OTG VBUS PWM/Charge Output.		
13, 28	10, 25	28, 40	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins.		
20	17	7	Ρ	—	Positive Supply for Microcontroller Core Logic (regulator disabled).		
22	19	9	I/O	ST	USB Differential Minus Input/Output (external transceiver).		
21	18	8	I/O	ST	USB Differential Plus Input/Output (external transceiver).		
3	28	20	I	ANA	A/D and Comparator Reference Voltage (low) Input.		
2	27	19	I	ANA	A/D and Comparator Reference Voltage (high) Input.		
8, 27	5, 24	29, 39	Р	—	Ground Reference for Logic and I/O Pins.		
23	20	10	Р		USB Voltage (3.3V).		
	28-Pin SPDIP/ SOIC/SSOP 15 26 25 26 20 25 13, 28 20 25 13, 28 20 22 21 3 3 2 2 21 3 2 2 3 2 2 21 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 2 3 2 2 2 3 2 2 2 3 2 2 2 3 2 2 3 2 2 3 2 2 3 2 2 3 2 3 2 3 2 3 2 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3 3 2 3	28-Pin SPDIP/ SOIC/SSOP 28-Pin QFN 15 12 26 23 25 22 26 23 25 22 26 23 25 22 26 23 2 27 20 17 25 22 13, 28 10, 25 20 17 21 18 3 28 2 27 8, 27 5, 24	SPDIP/ SOIC/SSOP 28-Pin QFN 44-Pin QFN/TQFP 15 12 42 26 23 15 25 22 14 26 23 15 25 22 14 26 23 15 2 27 19 20 17 7 25 22 14 13, 28 10, 25 28, 40 20 17 7 21 19 9 21 18 8 3 28 20 2 27 19 8, 27 5, 24 29, 39	28-Pin SPDIP/ SOIC/SSOP 28-Pin QFN 44-Pin QFN/TQFP I/O 15 12 42 P 26 23 15 O 25 22 14 O 26 23 15 I 2 27 19 I 20 17 7 P 25 22 14 O 26 23 15 I 2 27 19 I 20 17 7 P 25 22 14 O 13, 28 10, 25 28, 40 P 20 17 7 P 20 17 7 P 20 17 9 I/O 21 18 8 I/O 2 27 19 I 2 27 19 I 8, 27 5, 24 29, 39 P	28-Pin SPDIP/ SOIC/SSOP 28-Pin QFN 44-Pin QFN/TQFP I/O Input Buffer 15 12 42 P 26 23 15 O 25 22 14 O 26 23 15 I ANA 2 27 19 I ST 20 17 7 P 25 22 144 O 26 23 15 I ANA 2 27 19 I ST 20 17 7 P 25 22 14 O 20 17 7 P 20 17 7 P 20 17 7 P 21 18 8 I/O ST 3 28 20 I ANA		

TABLE 1-2: PIC24FJ64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Legend: ANA = Analog level input/output ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This secti	on applies	only	to	PIC24FJ
		th an on-chi			

The on-chip voltage regulator enable/disable pin (ENVREG or DISVREG, depending on the device family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:


- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to **Section 26.2** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata GRM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP/VDDCORE. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 29.0 "Electrical Characteristics"** for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 29.0 "Electrical Characteristics"** for information on VDD and VDDCORE.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 27.0 "Development Support"**.

5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

5.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 5.6 "Programming Operations"** for further details.

5.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
	IC5IP2	IC5IP1	IC5IP0	_	IC4IP2	IC4IP1	IC4IP0					
bit 15	·	·			·	•	bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
_	IC3IP2	IC3IP1	IC3IP0		—	_	_					
bit 7							bit (
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'						
-n = Value a	-											
bit 15	Unimplemer	nted: Read as ')'									
bit 14-12	IC5IP<2:0>: Input Capture Channel 5 Interrupt Priority bits											
		pt is Priority 7 (
	•		0	,								
	•											
	• 001 – Intorru	pt is Priority 1										
		ipt source is dis	abled									
bit 11		•										
bit 10-8	Unimplemented: Read as '0' IC4IP<2:0>: Input Capture Channel 4 Interrupt Priority bits											
	111 = Interrupt is Priority 7 (highest priority interrupt)											
	•											
	•											
		ipt is Priority 1 ipt source is dis	ablad									
bit 7		•										
	•	nted: Read as '			_							
	IC3IP<2:0>: Input Capture Channel 3 Interrupt Priority bits											
bit 6-4	111 Junton 100			!								
bit 6-4	111 = Interru	ıpt is Priority 7 (highest priorit	y interrupt)								
bit 6-4	111 = Interru •	ıpt is Priority 7 (highest priorit	y interrupt)								
bit 6-4	• •		highest priorit	y interrupt)								
bit 6-4	• • 001 = Interru	pt is Priority 1		y interrupt)								
bit 6-4 bit 3-0	• • 001 = Interru 000 = Interru		abled	y interrupt)								

REGISTER 7-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

9.2.4.3 Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the $\overline{\text{MCLR}}$ pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time that the POR sequence completes, are ignored and are not captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- 5. If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

9.2.4.4 Deep Sleep Wake-up Time

Since wake-up from Deep Sleep results in a POR, the wake-up time from Deep Sleep is the same as the device POR time. Also, because the internal regulator is turned off, the voltage on VCAP may drop depending on how long the device is asleep. If VCAP has dropped below 2V, then there will be additional wake-up time while the regulator charges VCAP.

Deep Sleep wake-up time is specified in **Section 29.0 "Electrical Characteristics"** as TDSWU. This specification indicates the worst case wake-up time, including the full POR Reset time (including TPOR and TRST), as well as the time to fully charge a 10 μ F capacitor on VCAP which has discharged to 0V. Wake-up may be significantly faster if VCAP has not discharged.

9.2.4.5 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VDDCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

9.2.4.6 I/O Pins During Deep Sleep Mode

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRIS bit set) prior to entry into Deep Sleep remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRIS bit clear) prior to entry into Deep Sleep remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep. Once the device wakes back up, all I/O pins continue to maintain their previous states, even after the device has finished the POR sequence and is executing application code again. Pins configured as inputs during Deep Sleep remain high-impedance and pins configured as outputs continue to drive their previous value. After waking up, the TRIS and LAT registers, and the SOSCEN bit (OSCCON<1>) are reset. If firmware modifies any of these bits or registers, the I/O will not immediately go to the newly configured states. Once the firmware clears the RELEASE bit (DSCON<0>) the I/O pins are "released". This causes the I/O pins to take the states configured by their respective TRIS and LAT bit values.

This means that keeping the SOSC running after waking up requires the SOSCEN bit to be set before clearing RELEASE.

If the Deep Sleep BOR (DSBOR) is enabled, and a DSBOR or a true POR event occurs during Deep Sleep, the I/O pins will be immediately released similar to clearing the RELEASE bit. All previous state information will be lost, including the general purpose DSGPR0 and DSGPR1 contents.

If a MCLR Reset event occurs during Deep Sleep, the DSGPRx, DSCON and DSWAKE registers will remain valid and the RELEASE bit will remain set. The state of the SOSC will also be retained. The I/O pins, however, will be reset to their MCLR Reset state. Since RELEASE is still set, changes to the SOSCEN bit (OSCCON<1>) cannot take effect until the RELEASE bit is cleared.

In all other Deep Sleep wake-up cases, application firmware must clear the RELEASE bit in order to reconfigure the I/O pins.

9.2.4.7 Deep Sleep WDT

To enable the DSWDT in Deep Sleep mode, program the Configuration bit, DSWDTEN (CW4<7>). The device Watchdog Timer (WDT) need not be enabled for the DSWDT to function. Entry into Deep Sleep mode automatically resets the DSWDT.

The DSWDT clock source is selected by the DSWDTOSC Configuration bit (CW4<4>). The postscaler options are programmed by the DSWDTPS<3:0> Configuration bits (CW4<3:0>). The minimum time-out period that can be achieved is 2.1 ms and the maximum is 25.7 days. For more details on the CW4 Configuration register and DSWDT configuration options, refer to **Section 26.0 "Special Features"**.

9.2.4.8 Switching Clocks in Deep Sleep Mode

Both the RTCC and the DSWDT may run from either SOSC or the LPRC clock source. This allows both the RTCC and DSWDT to run without requiring both the LPRC and SOSC to be enabled together, reducing power consumption.

Running the RTCC from LPRC will result in a loss of accuracy in the RTCC of approximately 5 to 10%. If an accurate RTCC is required, it must be run from the SOSC clock source. The RTCC clock source is selected with the RTCOSC Configuration bit (CW4<5>).

Under certain circumstances, it is possible for the DSWDT clock source to be off when entering Deep Sleep mode. In this case, the clock source is turned on automatically (if DSWDT is enabled), without the need for software intervention. However, this can cause a delay in the start of the DSWDT counters. In order to avoid this delay when using SOSC as a clock source, the application can activate SOSC prior to entering Deep Sleep mode.

9.2.4.9 Checking and Clearing the Status of Deep Sleep Mode

Upon entry into Deep Sleep mode, the status bit, DPSLP (RCON<10>), becomes set and must be cleared by software.

On power-up, the software should read this status bit to determine if the Reset was due to an exit from Deep Sleep mode and clear the bit if it is set. Of the four possible combinations of DPSLP and POR bit states, three cases can be considered:

- Both the DPSLP and POR bits are cleared. In this case, the Reset was due to some event other than a Deep Sleep mode exit.
- The DPSLP bit is clear, but the POR bit is set. This is a normal Power-on Reset.
- Both the DPSLP and POR bits are set. This means that Deep Sleep mode was entered, the device was powered down and Deep Sleep mode was exited.

REGISTER		AKE: DEEP	SLEEP WAKE	-UP SOURC	E REGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
_						_	DSINT0 ⁽¹
oit 15							bit
R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	R/W-0, HS
DSFLT ⁽¹⁾	_	_	DSPOR ⁽²⁾				
bit 7					1		bit
Legend:		HS = Hardwa	are Settable bit				
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is un	known
bit 7	DSFLT: Dee 1 = A Fault o corrupte	p Sleep Fault I occurred during	s not asserted du Detected bit ⁽¹⁾ g Deep Sleep ar during Deep Sle	nd some Deep		ation settings	may have be
bit 6-5		nted: Read as		eeh			
bit 4			o ndog Timer Time	out hit(1)			
Dit 4	1 = The Dee	p Sleep Watch	dog Timer timed dog Timer did no	l out during De)	
bit 3	DSRTC: Rea	al-Time Clock a	Ind Calendar Ala	arm bit ⁽¹⁾			
			nd Calendar trig nd Calendar did				
bit 2	$1 = \text{The } \overline{\text{MCL}}$		R Event bit ⁽¹⁾ erted during De asserted during				
bit 1		nted: Read as	-				
oit 0	•	wer-on Reset E					
	1 = The VDD	supply POR c	rcuit was active rcuit was not ac				R event
Note 1: Th			e device is in D				

- **Note 1:** This bit can only be set while the device is in Deep Sleep mode.
 - **2:** This bit can be set outside of Deep Sleep.

REGISTER 10-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	—	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	
bit 7		-		·			bit (
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared			x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP25R<5:0>:** RP25 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP25 (see Table 10-3 for peripheral function numbers).
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP24R<5:0>:** RP24 Output Pin Mapping bits Peripheral output number n is assigned to pin, RP24 (see Table 10-3 for peripheral function numbers).

Note 1: This register is unimplemented in 28-pin devices; all bits read as '0'.

13.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (ICy) provides the Most Significant 16 bits. Wrap-arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

13.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
- Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source. If the desired clock source is running, set the ICTSEL bits before the Input Capture module is enabled for proper synchronization with the desired clock source.
- 6. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSEL bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8> and (ICxCON2<8>), enabling the even-numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>); this forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- Note: For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.

The module is ready to capture events when the time base and the trigger/sync source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the lsw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (perform automatically by hardware).

REGISTER	15-1: SPIx	STAT: SPIx S	FATUS AND	CONTROL R	EGISTER		
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0
SPIEN ⁽¹⁾		SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit 8
DA						DA	DA
R-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF bit (
							bit t
Legend:		C = Clearable	bit	HS = Hardwa	re Settable bit		
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	SPIEN: SPIx 1 = Enables r 0 = Disables	module and cor	figures SCKx,	SDOx, SDIx a	nd SSx as seria	al port pins	
bit 14	Unimplemen	ted: Read as ')'				
bit 13		p in Idle Mode					
		ue module oper module operati			e mode		
bit 12-11	Unimplemen	ted: Read as ')'				
bit 10-8	Master mode	-		bits (valid in E	nhanced Buffer	mode)	
	Slave mode:	PI transfers pen PI transfers unr	-				
bit 7		Register (SPIx		(valid in Enhar	nced Buffer mo	de)	
	1 = SPIx Shi	ft register is em ft register is not	pty and ready			,	
bit 6	SPIROV: Red	ceive Overflow	Flag bit				
	data in th	rte/word is comp le SPIxBUF reg low has occurre	ister.	l and discarded	. The user softv	vare has not rea	ad the previous
bit 5		ceive FIFO Em		Enhanced But	fer mode)		
		FIFO is empty FIFO is not em					
bit 4-2	SISEL<2:0>:	SPIx Buffer Int	errupt Mode b	its (valid in Enh	anced Buffer n	node)	
	110 = Internu 101 = Internu 100 = Internu 011 = Internu 010 = Internu 001 = Internu 000 = Internu	pt when SPIx to pt when last bit pt when the las pt when one da pt when SPIx ro pt when SPIx ro pt when data is pt when the la APT bit set)	is shifted into it bit is shifted ata is shifted in eceive buffer is eceive buffer is available in re	SPIxSR; as a r out of SPIxSR; to the SPIxSR; s full (SPIRBF I s 3/4 or more fu eccive buffer (S	result, the TX F now the transr as a result, the bit is set) III RMPT bit is se	nit is complete e TX FIFO has t)	
	f SPIEN = 1, the Peripheral Pin				Pn pins before	use. See Sect	ion 10.4

REGISTER 15-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

REGISTER 18	3-9: U1AD	DR: USB AD		GISTER					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	_	—	_	—	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
LSPDEN ⁽¹⁾	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0		
bit 7							bit 0		
Legend:									
R = Readable b	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPDEN: Low-Speed Enable Indicator bit ⁽¹⁾
	1 = USB module operates at low speed0 = USB module operates at full speed
bit 6-0	ADDR<6:0>: USB Device Address bits

Note 1: Host mode only. In Device mode, this bit is unimplemented and read as '0'.

REGISTER 18-10: U1TOK: USB TOKEN REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PID3 | PID2 | PID1 | PID0 | EP3 | EP2 | EP1 | EP0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-4	PID<3:0>: Token Type Identifier bits
	1101 = SETUP (TX) token type transaction ⁽¹⁾ 1001 = IN (RX) token type transaction ⁽¹⁾ 0001 = OUT (TX) token type transaction ⁽¹⁾
bit 3-0	EP<3:0>: Token Command Endpoint Address bits

This value must specify a valid endpoint on the attached device.

Note 1: All other combinations are reserved and are not to be used.

REGISTER 18-16: U1IR: USB INTERRUPT STATUS REGISTER (DEVICE MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS
STALLIF	—	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF
bit 7					•		bit 0

Legend:	U = Unimplemented bit, rea	d as 'O'	
R = Readable bit	K = Write '1' to clear bit	HS = Hardware Settable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	 1 = A STALL handshake was sent by the peripheral during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent
bit 6	Unimplemented: Read as '0'
bit 5	•
DIL 5	 RESUMEIF: Resume Interrupt bit 1 = A K-state was observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-state was observed
bit 4	IDLEIF: Idle Detect Interrupt bit
	 1 = Idle condition was detected (constant Idle state of 3 ms or more) 0 = No Idle condition was detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of current token was complete; read U1STAT register for endpoint information 0 = Processing of current token was not complete; clear U1STAT register or load next token from STAT (clearing this bit causes the STAT FIFO to advance)
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	1 = A Start-of-Frame token received by the peripheral or the Start-of-Frame threshold was reached by the host
	0 = No Start-of-Frame token was received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit (read-only)
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit
	0 = No unmasked error condition has occurred
bit 0	URSTIF: USB Reset Interrupt bit
	 1 = Valid USB Reset has occurred for at least 2.5 μs; Reset state must be cleared before this bit can be reasserted
	0 = No USB Reset has occurred. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise oper- ations to write to a single bit position will cause all set bits at the moment of the write to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits at the moment of the write to become cleared.

20.2.6 ALRMVAL REGISTER MAPPINGS

REGISTER 20-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
_	—	_	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0		
bit 15			·		·	÷	bit 8		
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0		
bit 7							bit 0		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	-n = Value at POR '1' =		et '0' = Bit is cl		eared x = Bit is		Inknown		
bit 15-13	Unimplement	ted: Read as '0	,						
bit 12	MTHTEN0: B	inary Coded D	ecimal Value o	f Month's Tens	Digit bit				
	Contains a va	alue of '0' or '1'							
bit 11-8	MTHONE<3:	0>: Binary Cod	ed Decimal Va	lue of Month's	Ones Digit bits				
	Contains a va	alue from 0 to 9							
bit 7-6	Unimplemen	ted: Read as '	o'						
bit 5-4	DAYTEN<1:0	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits							
	Contains a value from 0 to 3.								
bit 3-0	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Day's On	es Digit bits				
		alue from 0 to 9			-				

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 20-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	—	_	—	_	WDAY2	WDAY1	WDAY0
bit 15	•	•	·	•	•		bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

21.1.3 DATA SHIFT DIRECTION

The LENDIAN bit (CRCCON1<3>) is used to control the shift direction. By default, the CRC will shift data through the engine, MSb first. Setting LENDIAN (= 1) causes the CRC to shift data, LSb first. This setting allows better integration with various communication schemes and removes the overhead of reversing the bit order in software. Note that this only changes the direction of the data that is shifted into the engine. The result of the CRC calculation will still be a normal CRC result, not a reverse CRC result.

21.1.4 INTERRUPT OPERATION

The module generates an interrupt that is configurable by the user for either of two conditions.

If CRCISEL is '0', an interrupt is generated when the VWORD<4:0> bits make a transition from a value of '1' to '0'. If CRCISEL is '1', an interrupt will be generated after the CRC operation finishes and the module sets the CRCGO bit to '0'. Manually setting CRCGO to '0' will not generate an interrupt.

21.1.5 TYPICAL OPERATION

To use the module for a typical CRC calculation:

- 1. Set the CRCEN bit to enable the module.
- 2. Configure the module for the desired operation:
 - a) Program the desired polynomial using the CRCXORL and CRCXORH registers, and the PLEN<4:0> bits
 - b) Configure the data width and shift direction using the DWIDTH and LENDIAN bits
 - c) Select the desired interrupt mode using the CRCISEL bit
- Preload the FIFO by writing to the CRCDATL and CRCDATH registers until the CRCFUL bit is set or no data is left
- Clear old results by writing 00h to CRCWDATL and CRCWDATH. CRCWDAT can also be left unchanged to resume a previously halted calculation.
- 5. Set the CRCGO bit to start calculation.
- 6. Write remaining data into the FIFO as space becomes available.
- When the calculation completes, CRCGO is automatically cleared. An interrupt will be generated if CRCISEL = 1.
- 8. Read CRCWDATL and CRCWDATH for the result of the calculation.

21.2 Registers

There are eight registers associated with the module:

- CRCCON1
- CRCCON2
- CRCXORL
- CRCXORH
- CRCDATL
- CRCDATH
- CRCWDATL
- CRCWDATH

The CRCCON1 and CRCCON2 registers (Register 21-1 and Register 21-2) control the operation of the module and configure the various settings. The CRCXOR registers (Register 21-3 and Register 21-4) select the polynomial terms to be used in the CRC equation. The CRCDAT and CRCWDAT registers are each register pairs that serve as buffers for the double-word, input data and CRC processed output, respectively.




FIGURE 22-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CTMUEN	—	CTMUSIDL	TGEN ⁽¹⁾	EDGEN	EDGSEQEN	IDISSEN	CTTRIG		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT		
bit 7							bit (
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15		MU Enable bit							
	1 = Module is 0 = Module is								
bit 14		ted: Read as '	،						
bit 13	-	Stop in Idle Mo							
		•		evice enters IdI	e mode				
		module operat			•				
bit 12	TGEN: Time Generation Enable bit ⁽¹⁾								
	1 = Enables edge delay generation								
	0 = Disables edge delay generation								
bit 11	EDGEN: Edge Enable bit 1 = Edges are not blocked								
	0 = Edges an								
bit 10	•	Edge Sequence	e Enable bit						
				2 event can oc	cur				
		sequence is ne							
bit 9		alog Current So							
	•	urrent source o							
bit 8	-	urrent source o ger Control bit	utput is not gro	Sunded					
DILO	-	utput is enable	4						
		utput is disable							
bit 7	EDG2POL: E	dge 2 Polarity	Select bit						
		rogrammed for rogrammed for							
bit 6-5	EDG2SEL<1:	0>: Edge 2 So	urce Select bit	S					
	11 = CTED1								
	10 = CTED2 01 = OC1 mo								
	00 = Timer1 r								
bit 4	EDG1POL: E	dge 1 Polarity	Select bit						
		rogrammed for		je response					
	0 = Edge 1 p	rogrammed for	a negative ed	ge response					
Note 1: If T	GEN = 1 the	peripheral input	ts and outputs	must be config	ured to an avail	ahle RPn nin	For more		

REGISTER 25-1: CTMUCON: CTMU CONTROL REGISTER

Note 1: If TGEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. For more information, see **Section 10.4 "Peripheral Pin Select (PPS)"**.

NOTES:

NOTES: