

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64gb002-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Р	Pin Number						
Function	28-Pin SPDIP/ SOIC/SSOP	28-Pin 44-Pin QFN QFN/TQF		I/O	Input Buffer	Description		
RP0	4	1	21	I/O	ST	Remappable Peripheral (input or output).		
RP1	5	2	22	I/O	ST			
RP2	6	3	23	I/O	ST			
RP3	7	4	24	I/O	ST			
RP4	11	8	33	I/O	ST			
RP5	2	27	19	I/O	ST			
RP6	3	28	20	I/O	ST			
RP7	16	13	43	I/O	ST			
RP8	17	14	44	I/O	ST			
RP9	18	15	1	I/O	ST			
RP10	21	18	8	I/O	ST			
RP11	22	19	9	I/O	ST			
RP13	24	21	11	I/O	ST			
RP14	25	22	14	I/O	ST			
RP15	26	23	15	I/O	ST			
RP16	—	_	25	I/O	ST			
RP17	—	_	26	I/O	ST			
RP18	—	_	27	I/O	ST			
RP19	—	_	36	I/O	ST			
RP20	—	_	37	I/O	ST			
RP21	—	_	38	I/O	ST			
RP22	—	_	2	I/O	ST	-		
RP23	—	_	3	I/O	ST	-		
RP24	—	_	4	I/O	ST	-		
RP25	—	—	5	I/O	ST			
RTCC	7	4	24	0	—	Real-Time Clock Alarm/Seconds Pulse Output.		
SESSEND	24	21	11	I	ST	USB VBUS Session End Status Input.		
SESSVLD	3	28	20	I	ST	USB VBUS Session Valid Status Input.		
SCL1	17	14	44	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.		
SCL2	7	4	24	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.		
SDA1	18	15	1	I/O	l ² C	I2C1 Data Input/Output.		
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.		
SOSCI	11	8	33	I	ANA	Secondary Oscillator/Timer1 Clock Input.		
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.		
T1CK	12	9	34	I	ST	Timer1 Clock Input.		
ТСК	17	14	13	I	ST	JTAG Test Clock Input.		
TDI	16	13	35	I	ST	JTAG Test Data Input.		
TDO	18	15	32	0	—	JTAG Test Data Output.		
TMS	14	11	12	I	ST	JTAG Test Mode Select Input.		
USBID	14	11	41	I	ST	USB OTG ID (OTG mode only).		
USBOEN	17	14	44	0	—	USB Output Enable Control (for external transceiver).		

TABLE 1-2. PIC24F.I64GB004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

TTL = TTL input buffer Legend:

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

ST = Schmitt Trigger input buffer




TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0190	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0192	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0194							0	utput Compa	are 1 Second	ary Register							0000
OC1R	0196								Output C	Compare 1 R	egister							0000
OC1TMR	0198								Timer	Value 1 Reg	ister							xxxx
OC2CON1	019A	—	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	019C	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	019E							0	utput Compa	are 2 Second	ary Register							0000
OC2R	01A0								Output C	Compare 2 R	egister							0000
OC2TMR	01A2								Timer	Value 2 Reg	ister							xxxx
OC3CON1	01A4	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	01A6	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	01A8							0	utput Compa	are 3 Second	ary Register							0000
OC3R	01AA								Output C	Compare 3 R	egister							0000
OC3TMR	01AC								Timer	Value 3 Reg	ister							xxxx
OC4CON1	01AE	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	01B0	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	01B2							0	utput Compa	are 4 Second	ary Register							0000
OC4R	01B4								Output C	Compare 4 R	egister							0000
OC4TMR	01B6								Timer	Value 4 Reg	ister							xxxx
OC5CON1	01B8	—	—	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2	ENFLT1	ENFLT0	OCFLT2	OCFLT1	OCFLT0	TRIGMODE	OCM2	OCM1	OCM0	0000
OC5CON2	01BA	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1	DCB0	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC5RS	01BC							0	utput Compa	are 5 Second	ary Register							0000
OC5R	01BE								Output C	Compare 5 R	egister							0000
OC5TMR	01C0								Timer	Value 5 Reg	ister							xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC24FJ64GB004 FAMILY

EXAMPLE 5-4: LOADING THE WRITE BUFFERS – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
   #define NUM_INSTRUCTION_PER_ROW 64
   unsigned int offset;
   unsigned int i;
   unsigned long progAddr = 0xXXXXX; // Address of row to write
unsigned int progData[2*NUM_INSTRUCTION_PER_ROW]; // Buffer of data to write
//Set up NVMCON for row programming
   NVMCON = 0 \times 4001;
                                                             // Initialize NVMCON
//Set up pointer to the first memory location to be written
   TBLPAG = progAddr>>16;
                                                            // Initialize PM Page Boundary SFR
   offset = progAddr & 0xFFFF;
                                                             // Initialize lower word of address
//Perform TBLWT instructions to write necessary number of latches
for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)</pre>
   {
       __builtin_tblwtl(offset, progData[i++]);
                                                            // Write to address low word
        __builtin_tblwth(offset, progData[i]);
                                                           // Write to upper byte
       offset = offset + 2;
                                                            // Increment address
   }
```

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		;
NOP		;
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB	C30
asm("DISI #5");	<pre>// Block all interrupts with priority < 7 // for next 5 instructions</pre>
builtin_write_NVM();	// Perform unlock sequence and set WR

REGISTER 7-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

U-0 U-0 R/W-0 R/W	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U-0 U-0 RW-0	U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	—
	bit 15							bit 8
u u INTTIE ⁽¹⁾ CNE CME MI2CIE SI2CIE bit7 intrile ⁽¹⁾ CNE CME MI2CIE SI2CIE Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled	U-0	U-0	U-0			R/W-0	R/W-0	R/W-0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR	—	—	—	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is on tenabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled bit 13 INT2IE: External Interrupt 2 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt reques	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is on tenabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled bit 10 OC3E: Output Compare Channel 3 Interrupt Enable bit	l egend:							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit 1 Interrupt request is enabled 0 = Interrupt request is on to enabled 0 = Interrupt request is enabled 0 bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit 1 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 13 INTZIE: External Interrupt 2 Enable bit ⁽¹⁾ 1 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 bit 3 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 bit 4 INTTHE: External Interrupt 1 Enable bit ⁽¹⁾ 1 Interrupt request is enabled bit 4 Interrupt request is enabled 0 = Interrupt request is enabled 0 bit 4 INTHE: Exterunal Interrup	-	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
bit 15 UZTXIE: UART2 Transmitter Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 14 UZRXIE: UART2 Receiver Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 13 INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled bit 12 T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request is not enabled bit 12 T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit 1 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled bit 1 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled bit 1 MI2CIE: Master 12C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 1 MI2CIE: Master 12C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 1 SICIE: Save 12C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 SI2CIE: Naver 12C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 II Interrupt request is not enabled bit 0 SI2CIE: Naver 12C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 SI2CIE: Naver 12C1 Event Interrupt Enable bit 1 = Interrupt request is					-			iown
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 13 INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 10 OC3IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INTIE: External Interrupt Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled bit 3 CNIE: C								
0 = Interrupt request is not enabled bit 14 U2RXIE: UAR12 Receiver Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 13 INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 11 T4IE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt I Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1<	bit 15	U2TXIE: UA	RT2 Transmitter	Interrupt Enal	ble bit			
bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit 1 = Interrupt request is enabled bit 13 INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled		•	•					
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 13 INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 INT1IE: External Interrupt Terupt Enable bit 1 = I		-						
0 = Interrupt request is not enabled bit 13 INT2IE: External Interrupt 2 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is not enabled bit 11 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is not enabled bit 11 TAIE: Timer4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 11 TAIE: Timer4 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Int	bit 14			•	e bit			
bit 13 INT2IE: External Interrupt 2 Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1E: External Interrupt 1 Enable bit(1) 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 INT1E: External Interrupt Enable bit 1 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request i								
1 = Interrupt request is on tenabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 INT1IE: External Interrupt Enable bit 1 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 Interrupt request is not enabled bit 5 CMIE: Comparator Interrupt Enable bit <t< td=""><td>hit 13</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	hit 13							
0 = Interrupt request is not enabled bit 12 TSIE: Timer5 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
1 = Interrupt request is not enabled bit 11 T4IE : Timer4 Interrupt Enable bit 1 = Interrupt request is enabled bit 10 OC4IE : Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled bit 10 OC3IE : Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled bit 9 OC3IE : Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled bit 8-5 Unimplemented : Read as '0' bit 4 INT1IE : External Interrupt 1 Enable bit 1 = Interrupt request is not enabled o = Interrupt request is not enabled bit 3 CNIE : Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled o = Interrupt request is not enabled bit 3 CNIE : Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled o = Interrupt request is not enabled bit 2 CMIE : Comparator Interrupt Enable bit 1 = Interrupt request is not enabled o = Interrupt request is not enabled bit 1 INTECTIE : Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled o = Interrupt request is not enabled		•	•					
0 = Interrupt request is not enabled bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is enabled 0 0 = Interrupt request is on the enabled 0 bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 0 = Interrupt request is not enabled 0 bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 1 INT2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 1 MIZC1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 1 MIZC1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled	bit 12	T5IE: Timer5	i Interrupt Enabl	e bit				
bit 11 T4IE: Timer4 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 4 INT1IE: External Interrupt Enable bit 1 = Interrupt request is enabled 0 0 = Interrupt request is not enabled 0 bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 0 = Interrupt request is not enabled 0 bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 bit 1 MI		•	•					
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled		-						
0 = Interrupt request is not enabled bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable	bit 11		•					
bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is ont enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0		•	•					
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INTTIE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled bit 4 Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 4 Interrupt request is not enabled bit 5 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit	hit 10	-			int Enable bit			
bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request is enabled 1 = Interrupt request is enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 I = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 I = Interrupt request is not enabled								
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled		•	•					
0 = Interrupt request is not enabled bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled	bit 9	-			pt Enable bit			
bit 8-5 Unimplemented: Read as '0' bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 Interrupt request is enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled		1 = Interrupt	request is enab	led				
bit 4 INT1IE: External Interrupt 1 Enable bit ⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled		-						
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled		-						
0 = Interrupt request is not enabled bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled	bit 4							
bit 3 CNIE: Input Change Notification Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled								
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled	hit 3	•	•		- 			
0 = Interrupt request is not enabled bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled	DIL 3	-	-	-				
bit 2 CMIE: Comparator Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled								
1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled	bit 2	-	-					
bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is enabled 0 = Interrupt request is not enabled 0 = Interrupt request is not enabled		-	-					
 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 		0 = Interrupt	request is not e	nabled				
 bit 0 bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled 	bit 1				ble bit			
bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit 1 = Interrupt request is enabled 0 = Interrupt request is not enabled								
1 = Interrupt request is enabled0 = Interrupt request is not enabled	h :+ 0	-			- hit			
0 = Interrupt request is not enabled	U Jiq				e dit			
Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or PR	•• • •		-					

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or PRIx pin. See **Section 10.4 "Peripheral Pin Select (PPS)"** for more information.

REGISTER 7-35:	INTTREG: INTERRUPT CONTROL AND STATUS REGISTER
----------------	--

R-0	U-0	R/W-0	U-0	R-0	R-0	R-0	R-0
CPUIRQ	—	VHOLD	—	ILR3	ILR2	ILR1	ILR0
bit 15							bit 8

U-0	R-0						
—	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU; this happens when the CPU priority is higher than the interrupt priority 0 = No interrupt request is unacknowledged
bit 14	Unimplemented: Read as '0'
bit 13	 VHOLD: Vector Number Capture Configuration bit 1 = The VECNUM bits contain the value of the highest priority pending interrupt 0 = The VECNUM bits contain the value of the last Acknowledged interrupt (i.e., the last interrupt that has occurred with higher priority than the CPU, even if other interrupts are pending)
bit 12	Unimplemented: Read as '0'
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits
	1111 = CPU Interrupt Priority Level is 15
	•
	0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0
bit 7	Unimplemented: Read as '0'
bit 6-0	<pre>VECNUM<6:0>: Pending Interrupt Vector ID bits (pending vector number is VECNUM + 8) 0111111 = Interrupt vector pending is Number 135</pre>
	0000001 = Interrupt vector pending is Number 9 0000000 = Interrupt vector pending is Number 8

9.2.4.3 Exiting Deep Sleep Mode

Deep Sleep mode exits on any one of the following events:

- POR event on VDD supply. If there is no DSBOR circuit to re-arm the VDD supply POR circuit, the external VDD supply must be lowered to the natural arming voltage of the POR circuit.
- DSWDT time-out. When the DSWDT timer times out, the device exits Deep Sleep.
- RTCC alarm (if RTCEN = 1).
- Assertion ('0') of the $\overline{\text{MCLR}}$ pin.
- Assertion of the INT0 pin (if the interrupt was enabled before Deep Sleep mode was entered). The polarity configuration is used to determine the assertion level ('0' or '1') of the pin that will cause an exit from Deep Sleep mode. Exiting from Deep Sleep mode requires a change on the INT0 pin while in Deep Sleep mode.

Note: Any interrupt pending when entering Deep Sleep mode is cleared.

Exiting Deep Sleep mode generally does not retain the state of the device and is equivalent to a Power-on Reset (POR) of the device. Exceptions to this include the RTCC (if present), which remains operational through the wake-up, the DSGPRx registers and DSWDT.

Wake-up events that occur from the time Deep Sleep exits, until the time that the POR sequence completes, are ignored and are not captured in the DSWAKE register.

The sequence for exiting Deep Sleep mode is:

- 1. After a wake-up event, the device exits Deep Sleep and performs a POR. The DSEN bit is cleared automatically. Code execution resumes at the Reset vector.
- To determine if the device exited Deep Sleep, read the Deep Sleep bit, DPSLP (RCON<10>). This bit will be set if there was an exit from Deep Sleep mode. If the bit is set, clear it.
- 3. Determine the wake-up source by reading the DSWAKE register.
- Determine if a DSBOR event occurred during Deep Sleep mode by reading the DSBOR bit (DSCON<1>).
- If application context data has been saved, read it back from the DSGPR0 and DSGPR1 registers.
- 6. Clear the RELEASE bit (DSCON<0>).

9.2.4.4 Deep Sleep Wake-up Time

Since wake-up from Deep Sleep results in a POR, the wake-up time from Deep Sleep is the same as the device POR time. Also, because the internal regulator is turned off, the voltage on VCAP may drop depending on how long the device is asleep. If VCAP has dropped below 2V, then there will be additional wake-up time while the regulator charges VCAP.

Deep Sleep wake-up time is specified in **Section 29.0 "Electrical Characteristics"** as TDSWU. This specification indicates the worst case wake-up time, including the full POR Reset time (including TPOR and TRST), as well as the time to fully charge a 10 μ F capacitor on VCAP which has discharged to 0V. Wake-up may be significantly faster if VCAP has not discharged.

9.2.4.5 Saving Context Data with the DSGPR0/DSGPR1 Registers

As exiting Deep Sleep mode causes a POR, most Special Function Registers reset to their default POR values. In addition, because VDDCORE power is not supplied in Deep Sleep mode, information in data RAM may be lost when exiting this mode.

Applications which require critical data to be saved prior to Deep Sleep may use the Deep Sleep General Purpose registers, DSGPR0 and DSGPR1, or data EEPROM (if available). Unlike other SFRs, the contents of these registers are preserved while the device is in Deep Sleep mode. After exiting Deep Sleep, software can restore the data by reading the registers and clearing the RELEASE bit (DSCON<0>).

9.2.4.6 I/O Pins During Deep Sleep Mode

During Deep Sleep, the general purpose I/O pins retain their previous states and the Secondary Oscillator (SOSC) will remain running, if enabled. Pins that are configured as inputs (TRIS bit set) prior to entry into Deep Sleep remain high-impedance during Deep Sleep. Pins that are configured as outputs (TRIS bit clear) prior to entry into Deep Sleep remain as output pins during Deep Sleep. While in this mode, they continue to drive the output level determined by their corresponding LAT bit at the time of entry into Deep Sleep.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains up to two 5-bit fields, with each field being associated with one RPn pin (see Register 10-15 through Register 10-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-3).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

TABLE 10-3:	SELECTABLE OUTPUT SOURCES	(MAPS FUNCTION TO OUTPUT)	

Output Function Number ⁽¹⁾	Function	Output Name
0	NULL ⁽²⁾	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS ⁽³⁾	UART1 Request To Send
5	U2TX	UART2 Transmit
6	U2RTS ⁽³⁾	UART2 Request To Send
7	SDO1	SPI1 Data Output
8	SCK1OUT	SPI1 Clock Output
9	SS10UT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
18	OC1	Output Compare 1
19	OC2	Output Compare 2
20	OC3	Output Compare 3
21	OC4	Output Compare 4
22	OC5	Output Compare 5
23-28	(unused)	NC
29	CTPLS	CTMU Output Pulse
30	C3OUT	Comparator 3 Output
31	(unused)	NC

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA[®] BCLK functionality uses this output.

REGISTER 10-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—			SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	it U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK2R<4:0>: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

REGISTER 10-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

13.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Input Capture Section 34. with Dedicated Timer" (DS39722).

Devices in the PIC24FJ64GB004 family all feature 5 independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- · Synchronous and Trigger modes of output compare operation, with up to 20 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- · Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 13-1) and ICxCON2 (Register 13-2). A general block diagram of the module is shown in Figure 13-1.

13.1 General Operating Modes

13.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the input capture module operates in a free-running mode. The internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).




FIGURE 13-1: INPUT CAPTURE BLOCK DIAGRAM


To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFS register.
 - b) Set the SPIxIE bit in the respective IEC register.
 - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with MSTEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit (SPIxCON1<8>) is set, then the SSEN bit (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)



16.2 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator (BRG) reload value, use Equation 16-1.

EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE^(1,2)

 $FSCL = \frac{FCY}{I2CxBRG + 1 + \frac{FCY}{10,000,000}}$ or $I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,000}\right) - 1$

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-1: I²C[™] CLOCK RATES^(1,2)

16.3 Slave Address Masking

The I2CxMSK register (Register 16-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses: '0000000' and '0100000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 16-2 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Demuined System Feel	Fox	l2CxB	RG Value	
Required System Fsc∟	FCY	(Decimal)	(Hexadecimal)	Actual FscL
100 kHz	16 MHz	157	9D	100 kHz
100 kHz	8 MHz	78	4E	100 kHz
100 kHz	4 MHz	39	27	99 kHz
400 kHz	16 MHz	37	25	404 kHz
400 kHz	8 MHz	18	12	404 kHz
400 kHz	4 MHz	9	9	385 kHz
400 kHz	2 MHz	4	4	385 kHz
1 MHz	16 MHz	13	D	1.026 MHz
1 MHz	8 MHz	6	6	1.026 MHz
1 MHz	4 MHz	3	3	0.909 MHz

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

TABLE 16-2: I²C[™] RESERVED ADDRESSES⁽¹⁾

Slave Address	R/W Bit	Description
0000 000	0	General Call Address ⁽²⁾
000 000	1	Start Byte
0000 001	x	Cbus Address
0000 010	x	Reserved
0000 011	x	Reserved
0000 1xx	x	HS Mode Master Code
1111 1xx	x	Reserved
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

2: The address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

18.3 USB Interrupts

The USB OTG module has many conditions that can be configured to cause an interrupt. All interrupt sources use the same interrupt vector.

Figure 18-9 shows the interrupt logic for the USB module. There are two layers of interrupt registers in the USB module. The top level consists of overall USB status interrupts; these are enabled and flagged in the U1IE and U1IR registers, respectively. The second

FIGURE 18-9: USB OTG INTERRUPT FUNNEL

level consists of USB error conditions, which are enabled and flagged in the U1EIR and U1EIE registers. An interrupt condition in any of these triggers a USB Error Interrupt Flag (UERRIF) in the top level.

Interrupts may be used to trap routine events in a USB transaction. Figure 18-10 provides some common events within a USB frame and their corresponding interrupts.




FIGURE 19-2: LEGACY PARALLEL SLAVE PORT EXAMPLE




FIGURE 19-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE





TABLE 19-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)

FIGURE 19-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)



20.2.4 RTCC CONTROL REGISTERS

REGISTER 20-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0, HSC	R-0, HSC	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	RTCEN: RTCC Enable bit ⁽²⁾
	 1 = RTCC module is enabled 0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11	HALFSEC: Half Second Status bit ⁽³⁾
	 1 = Second half period of a second 0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	 1 = RTCC output is enabled 0 = RTCC output is disabled
bit 9-8	RTCPTR<1:0>: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL registers. The RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL<15:8>:</u> 00 = MINUTES 01 = WEEKDAY
	10 = MONTH
	11 = Reserved
	RTCVAL<7:0>:
	00 = SECONDS 01 = HOURS
	10 = DAY
	11 = YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 20-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit bits
	Contains a value from 0 to 9.
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits
	Contains a value from 0 to 9.

R/W-0	R/W-0	R/W-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0	R/W-0	
CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	
bit 7							bit 0	
							_	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15	CSSL15: A/D	Input Band Ga	ap Scan Enabl	e bit				
		••••		abled for input s	can			
L 11 4 4	0	nannel is disabl	•					
bit 14		Input Half Bar	•					
		alf band gap (\ nannel is disabl	,	is enabled for i	nput scan			
bit 13	•		•		o hit			
DICTS		1 0	0	put Scan Enable				
		nannel is disabl		ORE) is enabled	a for input scan			
bit 12-0	-	: A/D Input Pin	-					
		•			on			
	•	nding analog c		ted for input sc	an			
				Gan				

REGISTER 22-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

Note 1: Analog channels, AN6, AN7, AN8 and AN12, are unavailable on 28-pin devices; leave these corresponding bits cleared.

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016383}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388607}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register \in { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers \in {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

30.0 PACKAGING INFORMATION

30.1 Package Marking Information


28-Lead QFN



28-Lead SOIC (.300")



28-Lead SPDIP



28-Lead SSOP



Example



Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	ΥY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
		Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))
		can be found on the outer packaging for this package.
		nt the full Microchip part number cannot be marked on one line, it will
		d over to the next line, thus limiting the number of available s for customer-specific information.



Example



PIC24FJ32GB002


1010017

-I/SP@3

Example

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units				
Dimensio	Dimension Limits			MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	X			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A