

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·XF

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	19
Program Memory Size	64KB (22K x 24)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64gb002-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24FJ64GB004 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24FJ devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins**")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")


Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 $\mu\text{F},$ 6.3V or greater, tantalum or ceramic

R1: 10 kΩ

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)" for explanation of ENVREG/DISVREG pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/VSs and AVDD/AVSs pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT




TABLE 4-6: TIMER REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TMR1	0100								Timer1 F	Register							
PR1	0102							-	Timer1 Peri	od Register							
T1CON	0104	TON		TSIDL	—		_	—			TGATE	TCKPS1	TCKPS0		TSYNC	TCS	-
TMR2	0106								Timer2 F	Register							
TMR3HLD	0108						Timer	3 Holding R	egister (for	32-bit time	operations	only)					
TMR3	010A		Timer3 Register														
PR2	010C		Timer2 Period Register														
PR3	010E							-	Timer3 Peri	od Register							
T2CON	0110	TON		TSIDL	—		_	—			TGATE	TCKPS1	TCKPS0	T32	_	TCS	_
T3CON	0112	TON		TSIDL	—		_	—			TGATE	TCKPS1	TCKPS0		—	TCS	_
TMR4	0114								Timer4 F	Register							
TMR5HLD	0116						Tin	ner5 Holding	g Register (for 32-bit op	perations or	nly)					
TMR5	0118								Timer5 F	Register							
PR4	011A							-	Timer4 Peri	od Register							
PR5	011C							-	Timer5 Peri	od Register							
T4CON	011E	TON		TSIDL	—		_	—			TGATE	TCKPS1	TCKPS0	T32	_	TCS	—
T5CON	0120	TON		TSIDL	—		_	—			TGATE	TCKPS1	TCKPS0		—	TCS	—

PIC24FJ64GB004 FAMILY

All

Resets

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

R/W-0, HS	R/W-0, HS	U-0	U-0	U-0	R/CO-0, HS	R/W-0, HS	R/W-0
TRAPR	IOPUWR	_		—	DPSLP	СМ	PMSLP
bit 15							bita
R/W-0, HS	R/W-0, HS	R/W-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit
Legend:		CO = Clearab	le Only bit	HS = Hardwa	re Settable bit		
R = Readable	e bit	W = Writable	-		nented bit, read	as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15 bit 14	1 = A Trap Co 0 = A Trap Co	Reset Flag bit onflict Reset ha onflict Reset ha	s occurred s not occurred	Access Report	Elog bit		
DIL 14	1 = An illegal Pointer ca	opcode detect aused a Reset	Uninitialized W ion, an illegal ad nitialized W Res	ddress mode o	r uninitialized W	/ register used	as an Addres
bit 13-11	•	ted: Read as '					
bit 10	•	Sleep Mode F					
		ep has occurre ep has not occu					
bit 9	1 = A Configu	ration Word Mi	match Reset Fl smatch Reset I smatch Reset I	has occurred	ed		
bit 8	1 = Program	memory bias v	Power During Sl oltage remains oltage is powered	powered durin	g Sleep Sleep and the vo	oltage regulator	enters Standb
bit 7	1 = A Master		R) Pin bit et has occurre et has not occu				
bit 6	SWR: Softwar 1 = A RESET i	re Reset (Instruinstruction has	uction) Flag bit been executed not been execu				
bit 5	SWDTEN: So 1 = WDT is er 0 = WDT is di	nabled	Disable of WD1	F bit ⁽²⁾			
bit 4	1 = WDT time	ndog Timer Tim -out has occur -out has not oo	red				
bit 3	1 = Device ha	e From Sleep F s been in Slee s not been in S	p mode				
bit 2	 0 = Device has not been in Sleep mode IDLE: Wake-up From Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode 						

cause a device Reset. 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁶⁾	EC	TPOR + TRST + TPWRT	_	1, 2, 3
	FRC, FRCDIV	TPOR + TRST + TPWRT	TFRC	1, 2, 3, 4
	LPRC	TPOR + TRST + TPWRT	TLPRC	1, 2, 3, 4
	ECPLL	TPOR + TRST + TPWRT	Тьоск	1, 2, 3, 5
	FRCPLL	TPOR + TRST + TPWRT	TFRC + TLOCK	1, 2, 3, 4, 5
	XT, HS, SOSC	TPOR+ TRST + TPWRT	Tost	1, 2, 3, 6
	XTPLL, HSPLL	TPOR + TRST + TPWRT	Tost + Tlock	1, 2, 3, 5, 6
BOR	EC	TRST + TPWRT	—	2, 3
	FRC, FRCDIV	TRST + TPWRT	TFRC	2, 3, 4
	LPRC	TRST + TPWRT	TLPRC	2, 3, 4
	ECPLL	TRST + TPWRT	TLOCK	2, 3, 5
	FRCPLL	TRST + TPWRT	TFRC + TLOCK	2, 3, 4, 5
	XT, HS, SOSC	TRST + TPWRT	Tost	2, 3, 6
	XTPLL, HSPLL	TRST + TPWRT	TFRC + TLOCK	2, 3, 4, 5
All Others	Any Clock	Trst	—	2

Note 1: TPOR = Power-on Reset delay.

- **2:** TRST = Internal State Reset time.
- 3: TPWRT = 64 ms nominal if regulator is disabled (DISVREG tied to VDD).
- **4:** TFRC and TLPRC = RC Oscillator start-up times.
- **5:** TLOCK = PLL lock time.
- **6:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.
- 7: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 29.0 "Electrical Characteristics".

7.3 Interrupt Control and Status Registers

The PIC24FJ64GB004 family of devices implements the following registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC21 (except IPC13, IPC14 and IPC17)
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or an external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 7-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL<2:0> bits (SR<7:5>); these indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which, together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

The interrupt controller has the Interrupt Controller Test Register (INTTREG) that displays the status of the interrupt controller. When an interrupt request occurs, its associated vector number and the new interrupt priority level are latched into INTTREG.

This information can be used to determine a specific interrupt source if a generic ISR is used for multiple vectors – such as when ISR remapping is used in bootloader applications. It also could be used to check if another interrupt is pending while in an ISR.

All interrupt registers are described in Register 7-1 through Register 7-35, on the following pages.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0				
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
0-0	IC1IP2	IC1IP1	IC1IP0	0-0	INT0IP2	INT0IP1	INT0IP0				
 pit 7	10111 2			_			bit				
_egend:											
R = Readab		W = Writable		•	mented bit, read						
n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown				
oit 15	Unimplemer	ted: Read as '	0'								
oit 14-12	T1IP<2:0>: ⊺	imer1 Interrupt	Priority bits								
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•										
		pt is Priority 1									
	000 = Interrupt source is disabled										
bit 11	-	nted: Read as '									
bit 10-8		: Output Compa		-	ty bits						
	111 = Interru	pt is Priority 7 (nignest priority	y interrupt)							
	•										
	•										
		pt is Priority 1 pt source is dis	abled								
bit 7		nted: Read as '									
bit 6-4	-	Input Capture C		rrupt Priority bit	s						
		pt is Priority 7 (
	•										
	•										
	• 001 = Interrupt is Priority 1										
		pt source is dis	abled								
oit 3	Unimplemer	nted: Read as '	0'								
oit 2-0	INT0IP<2:0>	: External Inter	rupt 0 Priority I	bits							
	111 = Interru	pt is Priority 7 (highest priority	y interrupt)							
	•										
	•										
	•										
	• 001 = Interru	pt is Priority 1									

REGISTER 7-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

REGISTER 13-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
—	—	—		—	—	_	IC32	
bit 15							bit 8	
		11.0						
R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1	
ICTRIG bit 7	TRIGSTAT		SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0 bit 0	
							bit 0	
Legend:		HS = Hardwa	re Settable bit					
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 15-9	-	ted: Read as '						
bit 8				(32-bit operation		act in both mar		
		ons independe		2-bit module (th t module	lis bit must be :		lules)	
bit 7	ICTRIG: ICx 1	Frigger/Sync Se	elect bit					
				SYNCSELx bit				
bit 6	-	mer Trigger Sta	-	d by SYNCSE	LX DItS			
				s running (set ir	n hardware. cai	n be set in soft	ware)	
				nd is being held			/	
bit 5	Unimplement	ted: Read as ')'					
bit 4-0			nchronization S	Source Selectio	n bits			
	11111 = Rese 11110 = Rese							
	11101 = Rese							
	11100 = CTM 11011 = A/D ⁽							
	11010 = Com	parator 3 ⁽¹⁾						
	11001 = Com 11000 = Com							
	10111 = Inpu							
	10110 = Inpu							
	10101 = Inpu 10100 = Inpu							
	10011 = Res e	erved						
	10010 = Rese 1000x = Rese							
	01111 = Time	er5						
	01110 = Time 01101 = Time							
	01100 = Time	er2						
	01011 = Time 01010 = Inpu							
	01001 = Rese							
	01000 = Rese 00111 = Rese							
	00111 - Rese							
	00101 = Outp							
	00100 = Outp							
	00011 = Output Compare 3 00010 = Output Compare 2							
		out Compare 2						

Note 1: Use these inputs as trigger sources only and never as sync sources.

REGISTER 14-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

HS = Hardware Settable bit

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	DCB1 ⁽³⁾	DCB0 ⁽³⁾	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

R = Read	lable bit W = Writable bit	U = Unimplemented bit	, read as '0'						
-n = Value	e at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15	FLTMD: Fault Mode Select bit								
	1 = Fault mode is maintained until	the Fault source is removed and	d the corresponding OCFLT0 bit is						
	cleared in software 0 = Fault mode is maintained until	the Fault source is removed and	a new PWM period starts						
bit 14	FLTOUT: Fault Out bit		a new r www.penou starts						
		1 = PWM output is driven high on a Fault							
	0 = PWM output is driven low on a								
bit 13	FLTTRIEN: Fault Output State Sele	ect bit							
	1 = Pin is forced to an output on a								
	0 = Pin I/O condition is unaffected	by a Fault							
bit 12	OCINV: OCMP Invert bit								
	1 = OCx output is inverted								
bit 11	0 = OCx output is not inverted								
bit 11 bit 10-9	•	Unimplemented: Read as '0' DCB<1:0>: OC Pulse-Width Least Significant bits ⁽³⁾							
DIL 10-9	11 = Delay OCx falling edge by 3/4								
	10 = Delay OCx falling edge by 1/2								
	01 = Delay OCx falling edge by 1/4	of the instruction cycle							
	00 = OCx falling edge occurs at sta	-							
bit 8	OC32: Cascade Two OC Modules	, , ,							
	 1 = Cascade module operation ena 0 = Cascade module operation dis 								
bit 7	OCTRIG: OCx Trigger/Sync Select								
	1 = Trigger OCx from source desig								
	0 = Synchronize OCx with source								
bit 6	TRIGSTAT: Timer Trigger Status bi	t							
	1 = Timer source has been trigger	-							
	0 = Timer source has not been trig								
bit 5	OCTRIS: OCx Output Pin Direction	Select bit							
	1 = OCx pin is tri-stated	anneated to OCy ain							
	0 = Output compare peripheral x co	prinected to UUX pin							
Note 1:	Do not use an OC module as its own tr SYNCSEL setting.	igger source, either by selecting	this mode or another equivalent						
2:	Use these inputs as trigger sources on	y and never as sync sources.							
3:	These bits affect the rising edge when	OCINV = 1. The bits have no effe	ect when the						
	OCM bits (OCxCON1<1:0>) = 001.								

Legend:

REGISTER	15-1: SPIx	STAT: SPIx S	FATUS AND	CONTROL R	EGISTER		
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0
SPIEN ⁽¹⁾		SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit 8
DA						DA	DA
R-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF bit (
							bit t
Legend:		C = Clearable	bit	HS = Hardwa	re Settable bit		
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15	SPIEN: SPIx 1 = Enables r 0 = Disables	module and cor	figures SCKx,	SDOx, SDIx a	nd SSx as seria	al port pins	
bit 14	Unimplemen	ted: Read as ')'				
bit 13		p in Idle Mode					
		ue module oper module operati			e mode		
bit 12-11	Unimplemen	ted: Read as ')'				
bit 10-8	SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) <u>Master mode:</u> Number of SPI transfers pending.						
	Slave mode:	Pl transfers unr	-				
bit 7		Register (SPIx		(valid in Enhar	nced Buffer mo	de)	
	1 = SPIx Shi	ft register is em ft register is not	pty and ready			,	
bit 6	SPIROV: Red	ceive Overflow	Flag bit				
	data in th	rte/word is comp le SPIxBUF reg low has occurre	ister.	l and discarded	. The user softv	vare has not rea	ad the previous
bit 5		ceive FIFO Em		Enhanced But	fer mode)		
		FIFO is empty FIFO is not em					
bit 4-2	SISEL<2:0>:	SPIx Buffer Int	errupt Mode b	its (valid in Enh	anced Buffer n	node)	
	110 = Internu 101 = Internu 100 = Internu 011 = Internu 010 = Internu 001 = Internu 000 = Internu	pt when SPIx to pt when last bit pt when the las pt when one da pt when SPIx ro pt when SPIx ro pt when data is pt when the la APT bit set)	is shifted into t bit is shifted ata is shifted in eceive buffer is eceive buffer is available in re	SPIxSR; as a r out of SPIxSR; to the SPIxSR; s full (SPIRBF I s 3/4 or more fu eccive buffer (S	result, the TX F now the transr as a result, the bit is set) III RMPT bit is se	nit is complete e TX FIFO has t)	
	f SPIEN = 1, the Peripheral Pin				Pn pins before	use. See Sect	ion 10.4

REGISTER 15-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not vet started; SPIxTXB is full 0 = Transmit started; SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
- **Note 1:** If SPIEN = 1, these functions must be assigned to available RPn pins before use. See **Section 10.4** "**Peripheral Pin Select (PPS)**" for more information.

18.5.2 COMPLETE A CONTROL TRANSACTION TO A CONNECTED DEVICE

- 1. Follow the procedure described in Section 18.5.1 "Enable Host Mode and Discover a Connected Device" to discover a device.
- Set up the Endpoint Control register for bidirectional control transfers by writing 0Dh to U1EP0 (this sets the EPCONDIS, EPTXEN, and EPHSHK bits).
- 3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
- Initialize the buffer descriptor (BD) for the current (EVEN or ODD) Tx EP0, to transfer the eight bytes of command data for a device framework command (i.e., a GET DEVICE DESCRIPTOR):
 - a) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command.
 - b) Write 8008h to BD0STAT (this sets the UOWN bit, and sets a byte count of 8).
- 5. Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
- 6. Write D0h to U1TOK; this is a SETUP token to Endpoint 0, the target device's default control pipe. This initiates a SETUP token on the bus, followed by a data packet. The device handshake is returned in the PID field of BD0STAT after the packets are complete. When the USB module updates BD0STAT, a transfer done interrupt is asserted (the TRNIF flag is set). This completes the setup phase of the setup transaction as referenced in Chapter 9 of the USB specification.
- 7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE DESCRIPTOR command), set up a buffer in memory to store the received data.

- Initialize the current (EVEN or ODD) Rx or Tx (Rx for IN, Tx for OUT) EP0 BD to transfer the data:
 - a) Write C040h to BD0STAT. This sets the UOWN, configures Data Toggle (DTS) to DATA1, and sets the byte count to the length of the data buffer (64 or 40h, in this case).
 - b) Set BD0ADR to the starting address of the data buffer.
- 9. Write the token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 90h to U1TOK for an IN token for a GET DEVICE DESCRIPTOR command). This initiates an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a transfer done interrupt is asserted (the TRNIF flag is set). For control transfers with a single packet data phase, this completes the data phase of the setup transaction as referenced in Chapter 9 of the USB specification. If more data needs to be transferred, return to step 8.
- 10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 11. Initialize the current (even or odd) Tx EP0 BD to transfer the status data:
 - a) Set the BDT buffer address field to the start address of the data buffer
 - b) Write 8000h to BD0STAT (set UOWN bit, configure DTS to DATA0, and set byte count to 0).
- 12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., write 01h to U1TOK for an OUT token for a GET DEVICE DESCRIPTOR command). This initiates an OUT token on the bus followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device, and a transfer done interrupt is asserted (the TRNIF flag is set). This completes the status phase of the setup transaction as described in Chapter 9 of the USB specification.

Note: Only one control transaction can be performed per frame.

The B-device then proceeds by pulsing the VBUS supply. Software should do this by setting PUVBUS (U1CNFG2<4>). When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by either setting VBUSON (U1OTGCON<3>), or by setting the I/O port controlling the external power source.

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. When the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U10TGIR<3>) interrupt), the B-device must re-connect to the USB link by pulling up D+ or D- (via the DPPULUP or DMPULUP).

The A-device must complete the SRP by driving USB Reset signaling.

18.6.2 HOST NEGOTIATION PROTOCOL (HNP)

In USB OTG applications, a Dual Role Device (DRD) is a device that is capable of being either a host or a peripheral. Any OTG DRD must support Host Negotiation Protocol (HNP).

HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable the B-device to follow HNP. Refer to the *On-The-Go Supplement to the USB 2.0 Specification* for more information regarding HNP. HNP may only be initiated at full speed.

After being enabled for HNP by the A-device, the B-device requests being the host any time that the USB link is in Suspend state, by simply indicating a disconnect. This can be done in software by clearing DPPULUP and DMPULUP. When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as Host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP.

If the A-device responds instead with resume signaling, the A-device remains as host. When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

When the B-device has finished in its role as Host, it stops all bus activity and turns on its D+ pull-up resistor by setting DPPULUP. When the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. The A-device may also power-down VBUS supply to end the session. When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

18.6.3 EXTERNAL VBUS COMPARATORS

The external VBUS comparator option is enabled by setting the UVCMPDIS bit (U1CNFG2<1>). This disables the internal VBUS comparators, removing the need to attach VBUS to the microcontroller's VBUS pin.

The external comparator interface uses either the VCMPST1 and VCMPST2 pins, or the VBUSVLD, SESSVLD and SESSEND pins, based upon the setting of the UVCMPSEL bit (U1CNFG2<5>). These pins are digital inputs and should be set in the following patterns (see Table 18-3), based on the current level of the VBUS voltage.

TABLE 18-3:EXTERNAL VBUS COMPARATOR STATES

If UVCMPSEL = 0								
VCMPST1	VCMPST2	Bus Condition						
0	0	VBUS < VB_SESS	VBUS < VB_SESS_END					
1	0	VB_SESS_END < \	VB_SESS_END < VBUS < VA_SESS_VLD					
0	1	VA_SESS_VLD < V	VA_SESS_VLD < VBUS < VA_VBUS_VLD					
1	1	VBUS > VVBUS_VLD						
If UVCMPSEL =	IF UVCMPSEL = 1							
VBUSVLD	SESSVLD	SESSEND	Bus Condition					
0	0	1	VBUS < VB_SESS_END					
0	0	0	VB_SESS_END < VBUS < VA_SESS_VLD					
0	1	0	VA_SESS_VLD < VBUS < VA_VBUS_VLD					
1	1	0	VBUS > VVBUS_VLD					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	_	—	—	—	—			
bit 15							bit 8			
U-0	R-x, HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	SE0	PKTDIS		HOSTEN	RESUME	PPBRST	USBEN			
bit 7							bit (
Legend:		U = Unimpleme	anted hit rea	ud as '0'						
R = Readat	alo hit			HSC = Hardwa	ara Sattabla/C	loorable bit				
-n = Value a		W = Writable bit		'0' = Bit is clea						
	al POR	'1' = Bit is set			areu	x = Bit is unknown				
bit 15-7	Unimplomon	tod: Pood as '0'								
bit 6	Unimplemented: Read as '0'									
	SE0: Live Single-Ended Zero Flag bit									
	 1 = Single-ended zero is active on the USB bus 0 = No single-ended zero is detected 									
bit 5	•	ket Transfer Dis								
	1 = SIE token and packet processing are disabled; automatically set when a SETUP token is received									
	0 = SIE toke	n and packet pro	cessing are	enabled						
bit 4	Unimplemen	ted: Read as '0'								
bit 3	HOSTEN: Host Mode Enable bit									
	 1 = USB host capability is enabled; pull-downs on D+ and D- are activated in hardware 0 = USB host capability is disabled 									
	RESUME: Resume Signaling Enable bit									
bit 2	RESUME: Re	esume Signaling	Enable bit							
bit 2	1 = Resume	signaling is activ	vated							
bit 2 bit 1	1 = Resume 0 = Resume	signaling is activ signaling is disa	vated bled							
	1 = Resume 0 = Resume PPBRST: Pin 1 = Reset al	signaling is activ signaling is disa g-Pong Buffers I I Ping-Pong Buff	vated bled Reset bit fer Pointers t	o the EVEN BD	banks					
bit 1	1 = Resume 0 = Resume PPBRST: Pin 1 = Reset al 0 = Ping-Po	signaling is activ signaling is disa g-Pong Buffers I	vated bled Reset bit fer Pointers t rs are not res		banks					
	1 = Resume 0 = Resume PPBRST: Pin 1 = Reset al 0 = Ping-Po USBEN: USE	signaling is activ signaling is disa g-Pong Buffers I I Ping-Pong Buff ng Buffer Pointe 3 Module Enable	vated bled Reset bit fer Pointers t rs are not res bit)+ pull-up is acti	vated in harc			

18.7.4 USB VBUS POWER CONTROL REGISTER

REGISTER 18-22: U1PWMCON: USB VBUS PWM GENERATOR CONTROL REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
PWMEN	—	—	—	—	—	PWMPOL	CNTEN		
bit 15	·						bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	_	—	—	—	—	-		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is cleared			x = Bit is unknown		
bit 15	•	/M Enable bit nerator is enab nerator is disab		ield in Reset sta	ate specified by	y PWMPOL			
bit 14-10	Unimplemented: Read as '0'								
bit 9	PWMPOL: PWM Polarity bit								
		tput is active-lo tput is active-hi		•					
bit 8	CNTEN: PWI	M Counter Enal	ole bit						
	1 - Countor	is onablad							

- 1 = Counter is enabled
- 0 = Counter is disabled
- bit 7-0 Unimplemented: Read as '0'

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN		PSIDL	ADRMUX1 ⁽¹⁾	ADRMUX0 ⁽¹⁾	PTBEEN	PTWREN	PTRDEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0 ⁽²⁾	U-0	R/W-0 ⁽²⁾	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP		CS1P	BEP	WRSP	RDSP			
bit 7							bit (
Legend:										
R = Readabl	le bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'				
-n = Value at		'1' = Bit is se		'0' = Bit is clea	-	x = Bit is unkr	iown			
				0 21110 0.00						
bit 15	PMPEN: Para	allel Master Po	ort Enable bit							
	1 = PMP is e	enabled								
	0 = PMP is c	 PMP is disabled, no off-chip access performed 								
bit 14	Unimplemen	ted: Read as	'0'							
bit 13	PSIDL: Stop	in Idle Mode b	it							
			eration when de ation in Idle mod		e mode					
bit 12-11	 0 = Continue module operation in Idle mode ADRMUX<1:0>: Address/Data Multiplexing Selection bits⁽¹⁾ 									
	11 = Reserved									
		10 = All 16 bits of address are multiplexed on PMD<7:0> pins								
	01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins; upper 3 bits are multiplexed or									
	PMA<1 00 = Addres		pear on separat	e pins						
bit 10	 00 = Address and data appear on separate pins PTBEEN: Byte Enable Port Enable bit (16-Bit Master mode) 									
	-	1 = PMBE port is enabled								
	0 = PMBE po	ort is disabled								
bit 9	PTWREN: W	PTWREN: Write Enable Strobe Port Enable bit								
	 1 = PMWR/PMENB port is enabled 0 = PMWR/PMENB port is disabled 									
bit 8	PTRDEN: Re	PTRDEN: Read/Write Strobe Port Enable bit								
	1 = PMRD/P 0 = PMRD/P	MWR port is e MWR port is d	nabled isabled							
bit 7-6		•								
	CSF<1:0>: Chip Select Function bits 11 = Reserved									
	10 = PMCS1 functions as chip set									
	01 = Reserved									
1.1.E	00 = Reserve		(2)							
bit 5		s Latch Polarit	•							
		gh <u>(PMALL</u> an w (PMALL and								
bit 4		ited: Read as	-							
bit 3		Select 1 Polari								
	•	gh (PMCS1/PI	-							
		w (PMCS1/PM								
Note 1: P	MA<10:2> bits a	are not availab	le on 28-pin dev	vices						

REGISTER 19-1: PMCON: PARALLEL PORT CONTROL REGISTER

Note 1: PMA<10:2> bits are not available on 28-pin devices.

2: These bits have no effect when their corresponding pins are used as address lines.

25.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the associated *"PIC24F Family Reference Manual"*, Section 11. "Charge Time Measurement Unit (CTMU)" (DS39724).

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence
- Control of response to edges
- · Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.

The CTMU is controlled through two registers: CTMUCON and CTMUICON. CTMUCON enables the module and controls edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

25.1 Measuring Capacitance


The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

$$i = C \cdot \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 25-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

FIGURE 25-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



26.5.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of erase and write-protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in the PIC24FJ64GB004 family devices can be located by the user anywhere in the program space and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory, by disabling the NVM safety interlock, whenever a write or erase address falls within a specified range. It does not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFP bits specify the size of the segment to be protected by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations. A separate bit, WPCFG, is used to independently protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page, regardless of the other bit settings. This may be useful in circumstances where write protection is needed for both a code segment in the bottom of memory, as well as the Flash Configuration Words.

The various options for segment code protection are shown in Table 26-2.

26.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes, or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code cement protection setting.

Segment Configuration Bits			Write/Erros Dretection of Code Segment			
WPDIS	WPEND	WPCFG	- Write/Erase Protection of Code Segment			
1	x	1	No additional protection enabled; all program memory protection is configured by GCP and GWRP			
1	х	0	Last code page protected, including Flash Configuration Words			
0	1	0	Addresses from the first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected, including Flash Configuration Words			
0	0	0	Address, 000000h, through the last address of code page, defined by WPFP<5:0> (inclusive) is protected			
0	1	1	Addresses from first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected, including Flash Configuration Words			
0	0	1	Addresses from first address of code page, defined by WPFP<5:0> through the end of implemented program memory (inclusive), are protected			

TABLE 26-2: SEGMENT CODE PROTECTION CONFIGURATION OPTIONS

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns + Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns + Slit10]	1	1	
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG,f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
	MOV.D	Ws, Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
ноц	MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws) {Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws) {Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	WD, WS, WHA	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(lit5) {Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL.00	f	Wild F, Wild - Onsigned(WD) - Onsigned(int) W3:W2 = f * WREG	1	1	None
NEG			$f = \overline{f} + 1$		1	
NEG	NEG	f		1		C, DC, N, OV, Z
	NEG	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

TABLE 28-2:	INSTRUCTION SET OVERVIEW (CONTINUE	ED)
		,

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com