

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/st7fli49k2t6">https://www.e-xfl.com/product-detail/stmicroelectronics/st7fli49k2t6</a>

11.5.3	General description	139
11.5.4	Functional description	142
	Slave mode	142
	Master mode	144
11.5.5	Low power modes	147
11.5.6	Interrupts	147
11.5.7	Register description	148
11.6	Serial peripheral interface (SPI)	156
11.6.1	Introduction	156
11.6.2	Main Features	156
11.6.3	General description	156
11.6.4	Functional description	157
11.6.5	Clock phase and clock polarity	161
11.6.6	Error flags	162
11.6.7	Low power modes	165
11.6.8	Interrupts	165
11.6.9	Register description	166
11.7	10-bit A/D converter (ADC)	171
11.7.1	Introduction	171
11.7.2	Main features	171
11.7.3	Functional description	171
11.7.4	Low power modes	173
11.7.5	Interrupts	173
11.7.6	Register description	174
11.8	Analog comparator (CMP)	177
11.8.1	Introduction	177
11.8.2	Main features	177
11.8.3	Functional description	178
11.8.4	Register description	179
<b>12</b>	<b>Instruction set</b>	<b>183</b>
12.1	ST7 addressing modes	183
12.1.1	Inherent mode	184
12.1.2	Immediate mode	185
12.1.3	Direct modes	185
12.1.4	Indexed modes (no offset, short, long)	185
12.1.5	Indirect modes (short, long)	186

Table 49.	I <sup>2</sup> C register mapping and reset values . . . . .	155
Table 50.	Low power mode descriptions . . . . .	165
Table 51.	Interrupt events . . . . .	165
Table 52.	SPI Master mode SCK Frequency . . . . .	167
Table 53.	SPI Register Map and Reset Values . . . . .	170
Table 54.	Effect of low power modes on the A/D converter . . . . .	173
Table 55.	Channel selection using CH[3:0] . . . . .	174
Table 56.	Configuring the ADC clock speed . . . . .	175
Table 57.	ADC register mapping and reset values . . . . .	176
Table 58.	Comparison result . . . . .	177
Table 59.	Voltage reference programming . . . . .	180
Table 60.	Analog comparator register map and reset values . . . . .	182
Table 61.	Description of addressing modes . . . . .	183
Table 62.	ST7 addressing mode overview . . . . .	183
Table 63.	Instructions supporting inherent addressing mode . . . . .	184
Table 64.	Instructions supporting inherent immediate addressing mode . . . . .	185
Table 65.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes . . . . .	186
Table 66.	Instructions supporting relative modes . . . . .	187
Table 67.	ST7 instruction set . . . . .	188
Table 68.	Illegal opcode detection . . . . .	189
Table 69.	Voltage characteristics . . . . .	193
Table 70.	Current characteristics . . . . .	194
Table 71.	Thermal characteristics . . . . .	194
Table 72.	General operating conditions . . . . .	195
Table 73.	Operating characteristics with LVD . . . . .	195
Table 74.	Operating characteristics with AVD . . . . .	196
Table 75.	Voltage drop . . . . .	196
Table 76.	Internal RC oscillator characteristics (5.0 V calibration) . . . . .	197
Table 77.	Internal RC oscillator characteristics (3.3 V calibration) . . . . .	198
Table 78.	Supply current characteristics . . . . .	200
Table 79.	On-chip peripheral characteristics . . . . .	203
Table 80.	I <sup>2</sup> C interface characteristics . . . . .	203
Table 81.	SCL frequency (multimaster I <sup>2</sup> C interface) . . . . .	204
Table 82.	SPI interface characteristics . . . . .	205
Table 83.	General timings . . . . .	207
Table 84.	External clock source characteristics . . . . .	208
Table 85.	AWU from Halt characteristics . . . . .	208
Table 86.	Crystal/ceramic resonator oscillator characteristics . . . . .	209
Table 87.	Typical ceramic resonators . . . . .	209
Table 88.	32-MHz PLL characteristics . . . . .	210
Table 89.	RAM and hardware registers characteristics . . . . .	211
Table 90.	Flash program memory characteristics . . . . .	211
Table 91.	Data EEPROM memory characteristics . . . . .	211
Table 92.	EMS test results . . . . .	212
Table 93.	EMI emissions . . . . .	213
Table 94.	ESD absolute maximum ratings . . . . .	213
Table 95.	Electrical sensitivities . . . . .	214
Table 96.	General characteristics . . . . .	214
Table 97.	Output driving current characteristics . . . . .	216
Table 98.	Asynchronous RESET pin characteristics . . . . .	224
Table 99.	ADC characteristics . . . . .	226
Table 100.	ADC accuracy with VDD = 3.3 to 5.5 V . . . . .	227

Figure 49.	Block diagram of one pulse mode	96
Figure 50.	One pulse mode and PWM timing diagram	96
Figure 51.	Dynamic DCR2/3 update in one pulse mode	97
Figure 52.	Force overflow timing diagram	97
Figure 53.	Lite timer 2 block diagram	109
Figure 54.	Input capture timing diagram	110
Figure 55.	Timer block diagram	117
Figure 56.	16-bit read sequence	118
Figure 57.	Counter timing diagram, internal clock divided by 2	119
Figure 58.	Counter timing diagram, internal clock divided by 4	119
Figure 59.	Counter timing diagram, internal clock divided by 8	119
Figure 60.	Input capture block diagram	121
Figure 61.	Input capture timing diagram	121
Figure 62.	Output compare block diagram	124
Figure 63.	Output compare timing diagram, $f_{\text{TIMER}} = f_{\text{CPU}}/2$	124
Figure 64.	Output compare timing diagram, $f_{\text{TIMER}} = f_{\text{CPU}}/4$	125
Figure 65.	One pulse mode sequence	126
Figure 66.	One pulse mode timing example	127
Figure 67.	Pulse width modulation mode timing example	127
Figure 68.	Pulse width modulation cycle	128
Figure 69.	I <sup>2</sup> C bus protocol	140
Figure 70.	I <sup>2</sup> C interface block diagram	141
Figure 71.	Transfer sequencing	146
Figure 72.	Event flags and interrupt generation	147
Figure 73.	Serial peripheral interface block diagram	157
Figure 74.	Single master/ single slave application	158
Figure 75.	Generic SS timing diagram	159
Figure 76.	Hardware/software slave select management	159
Figure 77.	Data clock timing diagram	162
Figure 78.	Clearing the WCOL bit (write collision flag) software sequence	164
Figure 79.	Single master / multiple slave configuration	165
Figure 80.	ST7LITE49K2 ADC block diagram	172
Figure 81.	Analog comparator and internal voltage reference	178
Figure 82.	Analog comparator	179
Figure 83.	Pin loading conditions	192
Figure 84.	Pin input voltage	193
Figure 85.	fCPU maximum operating frequency versus VDD supply voltage	195
Figure 86.	Frequency vs voltage at four different ambient temperatures (RC at 5 V)	198
Figure 87.	Frequency vs voltage at four different ambient temperatures (RC at 3.3 V)	199
Figure 88.	Accuracy in % vs voltage at 4 different ambient temperatures (RC at 5 V)	199
Figure 89.	Accuracy in % vs voltage at 4 different ambient temperatures (RC at 3.3V)	199
Figure 90.	Typical IDD in Run vs. fCPU	201
Figure 91.	Typical IDD in WFI vs. fCPU	201
Figure 92.	Typical IDD in Slow mode vs. fCPU	201
Figure 93.	Typical IDD in Slow-wait mode vs. fCPU	202
Figure 94.	Typical IDD vs. temperature at VDD = 5 V and fCPU = 8 MHz	202
Figure 95.	SPI slave timing diagram with CPHA=0	206
Figure 96.	SPI slave timing diagram with CPHA=1	206
Figure 97.	SPI master timing diagram	207
Figure 98.	Typical application with an external clock source	208
Figure 99.	Typical application with a crystal or ceramic resonator	210
Figure 100.	Two typical applications with unused I/O pin	215

Depending on the ICP Driver code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection of the serial communication interface for downloading).

### 4.3.2 In-application programming (IAP)

This mode uses an IAP Driver program previously programmed in Sector 0 by the user (in ICP mode).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored etc.)

IAP mode can be used to program any memory areas except Sector 0, which is Write/Erase protected to allow recovery in case errors occur during the programming operation.

## 4.4 ICC interface

ICP needs a minimum of 4 and up to 6 pins to be connected to the programming tool. These pins are:

- $\overline{\text{RESET}}$ : device reset
- $V_{SS}$ : device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- OSC1: main clock input for external source
- $V_{DD}$ : application board power supply (optional, see Note 3)

- Note:**
- 1 *If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.*
  - 2 *During the ICP session, the programming tool must control the  $\overline{\text{RESET}}$  pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor < 1 k $\Omega$ ). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with  $R > 1$  k $\Omega$  or a reset management IC with open drain output and pull-up resistor > 1 k $\Omega$  no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.*
  - 3 *The use of pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.*
  - 4 *In "enabled option byte" mode (38-pulse ICC mode), the internal RC oscillator is forced as a clock source, regardless of the selection in the option byte. In "disabled option byte" mode (35-pulse ICC mode), pin 9 has to be connected to the PB1/CLKIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte.*

**Caution:** During normal operation the ICCCLK pin must be internally or externally pulled-up (external pull-up of 10 k $\Omega$  mandatory in noisy environment) to avoid entering ICC mode unexpectedly

**Bit 3 = I Interrupt mask bit**

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

0: Interrupts are enabled.

1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

**Note:** *Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptible because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.*

**Bit 2 = N Negative bit**

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7<sup>th</sup> bit of the result.

0: The result of the last operation is positive or null.

1: The result of the last operation is negative (that is, the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

**Bit 1 = Z Zero bit**

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

**Bit 0 = C Carry/borrow bit**

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred.

1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the “bit test and branch”, shift and rotate instructions.

**Interrupt management bits****Bits 5,3 = I1, I0 Interrupt bits**

The combination of the I1 and I0 bits gives the current interrupt software priority.

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions. See [Section 10.6: Interrupts](#) for more details.


### 7.3.2 Asynchronous external $\overline{\text{RESET}}$ pin

The  $\overline{\text{RESET}}$  pin is both an input and an open-drain output with integrated  $R_{\text{ON}}$  weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See Electrical Characteristic section for more details.

A RESET signal originating from an external source must have a duration of at least  $t_{\text{h(RSTL)}}_{\text{in}}$  in order to be recognized (see [Figure 16: Reset sequences](#)). This detection is asynchronous and therefore the MCU can enter reset state even in Halt mode.

The  $\overline{\text{RESET}}$  pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

**Figure 15. Reset block diagram**



1. See [Section 12.2.1: Illegal opcode reset on page 189](#) for more details on illegal opcode reset conditions.

### 7.3.3 External power-on reset

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until  $V_{\text{DD}}$  is over the minimum level specified for the selected  $f_{\text{OSC}}$  frequency.

A proper reset signal for a slow rising  $V_{\text{DD}}$  supply can generally be provided by an external RC network connected to the  $\overline{\text{RESET}}$  pin.

### 7.3.4 Internal low voltage detector (LVD) reset

Two different Reset sequences caused by the internal LVD circuitry can be distinguished:

- Power-on reset
- Voltage drop reset

The device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low when  $V_{\text{DD}}$  is lower than  $V_{\text{IT+}}$  (rising edge) or  $V_{\text{DD}}$  lower than  $V_{\text{IT-}}$  (falling edge) as shown in [Figure 16](#).

The LVD filters spikes on  $V_{\text{DD}}$  larger than  $t_{\text{g(VDD)}}$  to avoid parasitic resets.

### 7.3.5 Internal watchdog reset

The Reset sequence generated by an internal watchdog counter overflow is shown in [Figure 16: Reset sequences](#)

Starting from the watchdog counter underflow, the device  $\overline{\text{RESET}}$  pin acts as an output that is pulled low during at least  $t_{w(\text{RSTL})\text{out}}$ .

**Figure 16. Reset sequences**





Figure 26. Wait mode flowchart



1. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

## 9.4 Active-halt and Halt modes

Active-Halt and Halt modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in Active-Halt or Halt mode is given by the LTCSR/ATCSR register status as shown in the following table:

Table 20. Enabling/disabling Active-halt and Halt modes

LTCSR TBIE bit	ATCSR OVIE bit	ATCSRCK1 bit	ATCSRCK0 bit	Meaning
0	x	x	0	Active-halt mode disabled
0	0	x	x	
0	1	1	1	
1	x	x	x	Active-halt mode enabled
x	1	0	1	

## 11.2 Dual 12-bit autoreload timer

### 11.2.1 Introduction

The 12-bit Autoreload timer can be used for general-purpose timing functions. It is based on one or two free-running 12-bit upcounters with an Input Capture register and four PWM output channels. There are 7 external pins:

- Four PWM outputs
- ATIC/LTIC pins for the Input Capture function
- BREAK pins for forcing a break condition on the PWM outputs

### 11.2.2 Main features

- Single timer or dual timer mode with two 12-bit upcounters (CNTR1/CNTR2) and two 12-bit autoreload registers (ATR1/ATR2)
- Maskable overflow interrupts
- PWM mode
  - Generation of four independent PWMx signals
  - Dead time generation for Half bridge driving mode with programmable dead time
  - Frequency 2 kHz - 4 MHz (@ 8 MHz  $f_{CPU}$ )
  - Programmable duty-cycles
  - Polarity control
  - Programmable output modes
- Output Compare mode
- Input Capture mode
  - 12-bit Input Capture register (ATICR)
  - Triggered by rising and falling edges
  - Maskable IC interrupt
  - Long range input capture
- Internal/external break control
- Flexible clock control
- One Pulse mode on PWM2/3
- Force update

### One pulse mode

One pulse mode can be used to control PWM2/3 signal with an external LTIC pin. This mode is available only in Dual Timer mode i.e. only for CNTR2, when the OP\_EN bit in PWM3CSR register is set.

One Pulse mode is activated by the external LTIC input. The active edge of the LTIC pin is selected by the OPEDGE bit in the PWM3CSR register.

After getting the active edge of the LTIC pin, CNTR2 is reset (000h) and PWM3 is set to high. CNTR2 starts counting from 000h, when it reaches the active DCR3 value then PWM3 goes low. Till this time, any further transitions on the LTIC signal will have no effect. If there are LTIC transitions after CNTR2 reaches DCR3 value, CNTR2 is reset again and PWM3 goes high.

If there is no LTIC active edge, CNTR2 counts until it reaches the ATR2 value, then it is reset again and PWM3 is set to high. The counter again starts counting from 000h, when it reaches the active DCR3 value PWM3 goes low, the counter counts until it reaches ATR2, it resets and PWM3 is set to high and so on.

The same operation applies for PWM2, but in this case the comparison is done on DCR2. OP\_EN and OPEDGE bits take effect on the fly and are not synchronized with Counter 2 overflow. The output bit OP2/3 can be used to inverse the polarity of PWM2/3 in one-pulse mode. The update of these bits (OP2/3) is synchronized with the counter 2 overflow, they will be updated if the TRAN2 bit is set.

The time taken from activation of LTIC input and CNTR2 reset is between 2 and 3  $t_{\text{CNTR2}}$  cycles, that is, from around 62.5 ns to 94 ns (at 32 MHz input frequency).

Lite timer Input Capture interrupt should be disabled while 12-bit ARTimer is in One Pulse mode. This is to avoid spurious interrupts.

The priority of the various conditions for PWM3 is the following: Break > one-pulse mode with active LTIC edge > Forced overflow by s/w > one-pulse mode without active LTIC edge > normal PWM operation.

It is possible to update DCR2/3 and OP2/3 at the counter 2 reset, the update is synchronized with the counter reset. This is managed by the overflow interrupt which is generated if counter is reset either due to ATR match or active pulse at LTIC pin. DCR2/3 and OP2/3 update in one-pulse mode is performed dynamically using a software force update. DCR3 update in this mode is not synchronized with any event. That may lead to a longer next PWM3 cycle duration than expected just after the change.

In One Pulse mode ATR2 value must be greater than DCR2/3 value for PWM2/3. (opposite to normal PWM mode).

If there is an active edge on the LTIC pin after the counter has reset due to an ATR2 match, then the timer again gets reset and appears as modified Duty cycle depending on whether the new DCR value is less than or more than the previous value.

The TRAN2 bit should be set along with the FORCE2 bit with the same instruction after a write to the DCR register.

ATR2 value should be changed after an overflow in one pulse mode to avoid any irregular PWM cycle.

When exiting from one pulse mode, the OP\_EN bit in the PWM3CSR register should be reset first and then the ENCNR2 bit (if counter 2 must be stopped).

### 11.3.4 Low power modes

**Table 39. Effect of low power modes on Lite timer 2**

Mode	Description
Slow	No effect on Lite timer (this peripheral is driven directly by $f_{OSC}/32$ )
Wait	No effect on Lite timer
Active-halt	No effect on Lite timer
Halt	Lite timer stops counting

### 11.3.5 Interrupts

**Table 40. Description of interrupt events**

Interrupt Event	Event Flag	Enable Control Bit	Exit from Wait	Exit from Active-halt	Exit from Halt
Timebase 1 Event	TB1F	TB1IE	Yes	Yes	No
Timebase 2 Event	TB2F	TB2IE		No	
IC Event	ICF	ICIE		No	

The TBxF and ICF interrupt events are connected to the same interrupt vector (see [Section 8: Interrupts](#)).

They generate an interrupt if the enable bit is set in the LTCSR1 or LTCSR2 register and the interrupt mask in the CC register is reset (RIM instruction).

### 11.3.6 Register description

#### Lite timer control/status register 2 (LTCSR2)

Reset value: 0000 0000 (00h)

7						0	
0	0	0	0	0	0	TB2IE	TB2F
Read / Write							

Bits 7:2 = Reserved, must be kept cleared.

Bit 1 = **TB2IE** *Timebase 2 Interrupt enable bit*

This bit is set and cleared by software.

0: Timebase (TB2) interrupt disabled

1: Timebase (TB2) interrupt enabled

### 11.4.7 16-bit timer registers

Each timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

#### TIMA control register 1 (TACR1)

Reset value: 0000 0000 (00h)

7							0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
Read / Write							

Bit 7 = **ICIE** *Input capture interrupt enable*

0: Interrupt is inhibited

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set

Bit 6 = **OCIE** *Output compare interrupt enable*

0: Interrupt is inhibited

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set

Bit 5 = **TOIE** *Timer overflow interrupt enable*

0: Interrupt is inhibited

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set

Bit 4 = **FOLV2** *Forced output compare 2*

This bit is set and cleared by software.

0: No effect on the OCMP2 pin

1: Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison

Bit 3 = **FOLV1** *Forced output compare 1*

This bit is set and cleared by software.

0: No effect on the OCMP1 pin

1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison

Bit 2 = **OLVL2** *Output level 2*

This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in one pulse mode and pulse width modulation mode.

### Mode selection

The interface can operate in the four following modes:

- Slave transmitter/receiver
- Master transmitter/receiver

By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a START condition and from master to slave in case of arbitration loss or a STOP generation, allowing then Multi-Master capability.

### Communication flow


In Master mode, it initiates a data transfer and generates the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognizing its own address (7 or 10-bit), and the General Call address. The General Call address detection may be enabled or disabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte(s) following the start condition contain the address (one in 7-bit mode, two in 10-bit mode). The address is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to [Figure 69](#).

**Figure 69. I<sup>2</sup>C bus protocol**



Acknowledge may be enabled and disabled by software.

The I<sup>2</sup>C interface address and/or general call address can be selected by software.

The speed of the I<sup>2</sup>C interface may be selected between Standard (up to 100 kHz) and Fast I<sup>2</sup>C (up to 400 kHz).

### SDA/SCL line control

Transmitter mode: the interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data register.

Receiver mode: the interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data register.

The SCL frequency ( $F_{scl}$ ) is controlled by a programmable clock divider which depends on the I<sup>2</sup>C bus mode.

### Master transmitter

Following the address transmission and after SR1 register has been read, **the master sends bytes from the DR register to the SDA line** via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see [Figure 71](#) Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: after writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

### Error cases

- **BERR:** Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set.  
Note that BERR will not be set if an error is detected during the first pulse of each 9-bit transaction:  
*Single Master mode*  
 If a Start or Stop is issued during the first pulse of a 9-bit transaction, the BERR flag will not be set and transfer will continue however the BUSY flag will be reset. To work around this, slave devices should issue a NACK when they receive a misplaced Start or Stop. The reception of a NACK or BUSY by the master in the middle of communication gives the possibility to reinitiate transmission.  
*Multimaster mode*  
 Normally the BERR bit would be set whenever unauthorized transmission takes place while transfer is already in progress. However, an issue will arise if an external master generates an unauthorized Start or Stop while the I<sup>2</sup>C master is on the first pulse of a 9-bit transaction. It is possible to work around this by polling the BUSY bit during I<sup>2</sup>C master mode transmission. The resetting of the BUSY bit can then be handled in a similar manner as the BERR flag being set.
- **AF:** Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by hardware with an interrupt if the ITE bit is set. To resume, set the Start or Stop bit. The AF bit is cleared by reading the I2CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.
- **ARLO:** Detection of an arbitration lost condition.  
In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and the interface goes automatically back to slave mode (the M/SL bit is cleared).

*Note:* In all these cases, the SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. It is then necessary to release both lines by software. The SCL line is not held low while AF=1 but by other flags (SB or BTF) that are set at the same time.

**Bit 1 = STOP** *Generation of a Stop condition bit*

This bit is set and cleared by software. It is also cleared by hardware in master mode.  
Note: This bit is not cleared when the interface is disabled (PE=0).

- In master mode:
  - 0: No stop generation
  - 1: Stop generation after the current byte transfer or after the current Start condition is sent. The STOP bit is cleared by hardware when the Stop condition is sent.
- In slave mode:
  - 0: No stop generation
  - 1: Release the SCL and SDA lines after the current byte transfer (BTF=1). In this mode the STOP bit has to be cleared by software.

**Bit 0 = ITE** *Interrupt Enable bit*

This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE=0).

- 0: Interrupts disabled
- 1: Interrupts enabled

Refer to [Figure 72](#) for the relationship between the events and the interrupt.

SCL is held low when the ADD10, SB, BTF or ADSL flags or an EV6 event (See [Figure 71](#)) is detected.

**I<sup>2</sup>C status register 2 (I2CSR2)**

Reset value: 0000 0000 (00h)

7							0
0	0	0	AF	STOPF	ARLO	BERR	GCAL
Read Only							

Bits 7:5 = Reserved. Forced to 0 by hardware.

**Bit 4 = AF Acknowledge failure bit**

This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while AF=1 but by other flags (SB or BTF) that are set at the same time.

0: No acknowledge failure

1: Acknowledge failure

**Bit 3 = STOPF Stop detection bit (slave mode)**

This bit is set by hardware when a Stop condition is detected on the bus after an acknowledge (if ACK=1). An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while STOPF=1.

0: No Stop condition detected

1: Stop condition detected

**Bit 2 = ARLO Arbitration lost bit**

This bit is set by hardware when the interface loses the arbitration of the bus to another master. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

After an ARLO event the interface switches back automatically to Slave mode (M/SL=0).

The SCL line is not held low while ARLO=1.

0: No arbitration lost detected

1: Arbitration lost detected

**Note:** In a Multimaster environment, when the interface is configured in Master Receive mode it does not perform arbitration during the reception of the Acknowledge Bit. Mishandling of the ARLO bit from the I2CSR2 register may occur when a second master simultaneously requests the same data from the same slave and the I<sup>2</sup>C master does not acknowledge the data. The ARLO bit is then left at 0 instead of being set.

**Bit 1 = BERR Bus error bit**

This bit is set by hardware when the interface detects a misplaced Start or Stop condition. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while BERR=1.

0: No misplaced Start or Stop condition

1: Misplaced Start or Stop condition

## 11.8 Analog comparator (CMP)

### 11.8.1 Introduction

The CMP block consists of two analog comparators (CMPA and CMPB) and an internal voltage reference. The voltage reference can be external or internal, selectable under program control. The comparator input pins COMPIN+ and COMPIN- are also connected to the A/D converter (ADC).

### 11.8.2 Main features

#### On-chip analog comparators

The analog comparator compares the voltage at two input pins COMPIN+ and COMPIN- which are connected to VP and VN at the comparator input. When the analog input at COMPIN+ is less than the analog input at COMPIN-, the output of the comparator is 0. When the analog input at COMPIN+ is greater than the analog input at COMPIN-, the output of the comparator is 1.

The result of the comparison as 0 or 1 at COMPOUT is shown in [Figure 82 on page 179](#).

*Note:* To obtain a stable result, the comparator requires a stabilization time of 500 ns. Please refer to [Section 13: Electrical characteristics on page 192](#).

**Table 58. Comparison result**

CINV	Input conditions	COMPOUT
0	VP > VN	1
	VN > VP	0
1	VP > VN	0
	VN > VP	1

#### Programmable external/internal voltage reference

The voltage reference module can be configured to connect the comparator pin COMPIN- to one of the following:

- Fixed internal voltage bandgap
  - Programmable internal reference voltage
  - External voltage reference
1. Fixed Internal Voltage Bandgap  
The voltage reference module can generate a fixed voltage reference of 1.2V on the VN input. This is done by setting the VCBGR bit in the VREFCR register.
  2. Programmable Internal Voltage Reference  
The internal voltage reference module can provide 16 distinct internally generated voltage levels from 3.2V to 0.2V each at a step of 0.2V on comparator pin VN. The voltage is selected through the VR[3:0] bits in the VREFCR register.
  3. External Reference Voltage  
If a reference voltage other than that generated by the internal voltage reference module is required, COMPIN- can be connected to an external voltage source. This configuration can be selected by setting the VCEXT bit in the VREFCR register.

Table 62. ST7 addressing mode overview (continued)

Mode			Syntax	Destination/ source	Pointer address	Pointer size	Length (bytes)
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000..FFFF	00..FF	word	+ 2
Relative	Direct		jrne loop	PC- 128/PC+127 <sup>(1)</sup>			+ 1
Relative	Indirect		jrne [\$10]	PC- 128/PC+127 <sup>(1)</sup>	00..FF	byte	+ 2
Bit	Direct		bset \$10,#7	00..FF			+ 1
Bit	Indirect		bset [\$10],#7	00..FF	00..FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00..FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00..FF	00..FF	byte	+ 3

1. At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.


### 12.1.1 Inherent mode

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Table 63. Instructions supporting inherent addressing mode

Instruction	Function
NOP	No operation
TRAP	S/W interrupt
WFI	Wait for interrupt (low power mode)
HALT	Halt oscillator (lowest power mode)
RET	Subroutine return
IRET	Interrupt subroutine return
SIM	Set interrupt mask
RIM	Reset interrupt mask
SCF	Set carry flag
RCF	Reset carry flag
RSP	Reset stack pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/decrement
TNZ	Test negative or zero
CPL, NEG	1 or 2 complement

Figure 124. Typical application with ADC

Table 100. ADC accuracy with  $V_{DD} = 3.3$  to  $5.5$  V

Symbol (1)	Parameter	Conditions	Typ	Max	Unit
$ E_T $	Total unadjusted error	$f_{CPU}=8\text{ MHz}$ , $f_{ADC}=4\text{ MHz}^{(1)}$	2.0	5.0	LSB
$ E_O $	Offset error		0.9	2.5	
$ E_G $	Gain error		1.0	1.5	
$ E_D $	Differential linearity error		1.2	3.5	
$ E_L $	Integral linearity error		1.1	4.5	

1. Data based on characterization results over the whole temperature range.

Table 101. ADC accuracy with  $V_{DD} = 2.7$  to  $3.3$  V

Symbol (1)	Parameter	Conditions	Typ	Max	Unit
$ E_T $	Total unadjusted error	$f_{CPU}=4\text{ MHz}$ , $f_{ADC}=2\text{ MHz}^{(1)}$	1.9	3.0	LSB
$ E_O $	Offset error		0.9	1.5	
$ E_G $	Gain error		0.8	1.4	
$ E_D $	Differential linearity error		1.4	2.5	
$ E_L $	Integral linearity error		1.1	2.5	

1. Data based on characterization results over the whole temperature range.

Table 102. ADC accuracy with  $V_{DD} = 2.4$  to  $2.7$  V

Symbol (1)	Parameter	Conditions	Typ	Max	Unit
$ E_T $	Total unadjusted error	$f_{CPU}=2\text{ MHz}$ , $f_{ADC}=1\text{ MHz}^{(1)}$	2.5	3.5	LSB
$ E_O $	Offset error		1.1	1.5	
$ E_G $	Gain error		0.5	1.5	
$ E_D $	Differential linearity error		1.1	2.5	
$ E_L $	Integral linearity error		1.2	2.5	

1. Data based on characterization results at ambient temperature and above.

## 14.2 Device ordering information

Figure 126. ST7LITE49K2 ordering information scheme

