



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4550-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number	Pin	Buffer					
Pin Name	PDIP, SOIC	Туре	Туре	Description				
				PORTA is a bidirectional I/O port.				
RA0/AN0	2							
RA0		I/O	TTL	Digital I/O.				
AN0		I.	Analog	Analog input 0.				
RA1/AN1	3							
RA1		I/O	TTL	Digital I/O.				
AN1		I	Analog	Analog input 1.				
RA2/AN2/VREF-/CVREF	4							
RA2		I/O	TTL	Digital I/O.				
AN2		I	Analog	Analog input 2.				
VREF-		I	Analog	A/D reference voltage (low) input.				
CVREF		0	Analog	Analog comparator reference output.				
RA3/AN3/VREF+	5							
RA3		I/O	TTL	Digital I/O.				
AN3		I	Analog	Analog input 3.				
VREF+		I	Analog	A/D reference voltage (high) input.				
RA4/T0CKI/C1OUT/RCV	6							
RA4		I/O	ST	Digital I/O.				
TOCKI			ST	Timer0 external clock input.				
		0	— 	Comparator 1 output.				
		1	116	External USB transceiver RCV input.				
RA5/AN4/SS/ HI VDIN/C2OUT	7							
RA5		I/O	TTL	Digital I/O.				
AN4		I	Analog	Analog input 4.				
SS		I	TTL	SPI slave select input.				
HLVDIN		I	Analog	High/Low-Voltage Detect input.				
C2OUT		0	_	Comparator 2 output.				
RA6	—		—	See the OSC2/CLKO/RA6 pin.				
Legend: TTL = TTL cor	npatible in	put		CMOS = CMOS compatible input or output				
ST = Schmitt	Trigger inp	out with	I CMOS le	evels I = Input				
O = Output				P = Power				

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. Each stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FAST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1	•	
SODI	• RETURN, FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	
	•		
	•		

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

Pin	Function	TRIS Setting	I/O	I/O Type	Description		
RA0/AN0	RA0	0	OUT	DIG	LATA<0> data output; not affected by analog input.		
		1	IN	TTL	PORTA<0> data input; disabled when analog input enabled.		
	AN0	1	IN	ANA	A/D Input Channel 0 and Comparator C1- input. Default configuration on POR; does not affect digital output.		
RA1/AN1	RA1	0	OUT	DIG	LATA<1> data output; not affected by analog input.		
		1	IN	TTL	PORTA<1> data input; reads '0' on POR.		
	AN1	1	IN	ANA	A/D Input Channel 1 and Comparator C2- input. Default configuration on POR; does not affect digital output.		
RA2/AN2/ Vref-/CVref	RA2	0	OUT	JT DIG LATA<2> data output; not affected by analog input. Disabled CVREF output enabled.			
		1	IN	TTL	PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled.		
	AN2	1	IN	ANA	A/D Input Channel 2 and Comparator C2+ input. Default configuration on POR; not affected by analog output.		
VREF- 1 IN ANA A		ANA	A/D and comparator voltage reference low input.				
	CVREF x OUT ANA Comparator voltag digital I/O.			ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.		
RA3/AN3/	RA3	0	OUT	DIG	LATA<3> data output; not affected by analog input.		
VREF+		1	IN	TTL	PORTA<3> data input; disabled when analog input enabled.		
	AN3	1	IN	ANA	A/D Input Channel 3 and Comparator C1+ input. Default configuration on POR.		
	VREF+	1	IN	ANA	A/D and comparator voltage reference high input.		
RA4/T0CKI/	RA4	0	OUT	DIG	LATA<4> data output; not affected by analog input.		
C10UT/RCV		1	IN	ST	PORTA<4> data input; disabled when analog input enabled.		
	T0CKI	1	IN	ST	Timer0 clock input.		
	C10UT	0	OUT	DIG	Comparator 1 output; takes priority over port data.		
	RCV	x	IN	TTL	External USB transceiver RCV input.		
RA5/AN4/SS/	RA5	0	OUT	DIG	LATA<5> data output; not affected by analog input.		
HLVDIN/C2OUT		1	IN	TTL	PORTA<5> data input; disabled when analog input enabled.		
	AN4	1	IN	ANA	A/D Input Channel 4. Default configuration on POR.		
	SS	1	IN	TTL	Slave select input for MSSP module.		
	HLVDIN	1	IN	ANA	High/Low-Voltage Detect external trip point input.		
	C2OUT	0	OUT	DIG	Comparator 2 output; takes priority over port data.		
OSC2/CLKO/	OSC2	х	OUT	ANA	Main oscillator feedback output connection (all XT and HS modes).		
RA6	CLKO	х	OUT	DIG	System cycle clock output (Fosc/4); available in EC, ECPLL and INTCKO modes.		
	RA6	0	OUT	DIG	LATA<6> data output. Available only in ECIO, ECPIO and INTIO modes; otherwise, reads as '0'.		
		1	IN	TTL	PORTA<6> data input. Available only in ECIO, ECPIO and INTIO modes; otherwise, reads as '0'.		

TABLE 10-1: PORTA I/O SUMMARY

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,

TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Pin	Function	TRIS Setting	I/O	I/О Туре	Description			
RB6/KBI2/	RB6	0	OUT	DIG	LATB<6> data output.			
PGC		1	IN	TTL	L PORTB<6> data input; weak pull-up when RBPU bit is cleared.			
	KBI2	1	IN	TTL	Interrupt-on-pin change.			
	PGC	х	IN	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation. ⁽³⁾			
RB7/KBI3/	RB7	0	OUT	DIG	LATB<7> data output.			
PGD		1	IN	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.			
	KBI3	1	IN TTL Interrupt-on-pin change.		Interrupt-on-pin change.			
	PGD	х	OUT	DIG	Serial execution data output for ICSP and ICD operation. ⁽³⁾			
		х	IN	ST	Serial execution data input for ICSP and ICD operation. ⁽³⁾			

TABLE 10-3: PORTB I/O SUMMARY (CONTINUED)

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, I²C/SMB = I²C/SMBus input buffer, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

Note 1: Configuration on POR is determined by PBADEN Configuration bit. Pins are configured as analog inputs when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate pin assignment for CCP2 when CCP2MX = 0. Default assignment is RC1.

3: All other pin functions are disabled when ICSP[™] or ICD operation is enabled.

4: 40/44-pin devices only.

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	56
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	56
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	56
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	53
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	_	INT2IF	INT1IF	53
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	54
SPPCON ⁽¹⁾	—	—	—	_	_	—	SPPOWN	SPPEN	57
SPPCFG ⁽¹⁾	CLKCFG1	CLKCFG0	CSEN	CLK1EN	WS3	WS2	WS1	WS0	57
UCON	—	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND		57

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

Note 1: These registers are unimplemented on 28-pin devices.

13.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- · Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1) which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 2-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options. These are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0'
T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits
0000 = 1:1 Postscale
0001 = 1:2 Postscale
•
•
•
1111 = 1:16 Postscale
TMR2ON: Timer2 On bit
1 = Timer2 is on
0 = Timer2 is off
T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
00 = Prescaler is 1
01 = Prescaler is 4
1x = Prescaler is 16

16.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

Note:	The ECCP module is implemented only in
	40/44-pin devices.

In 28-pin devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in **Section 16.4 "Enhanced PWM Mode"**. Capture, Compare and single output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the Enhanced CCP module is shown in Register 16-1. It differs from the CCPxCON registers in 28-pin devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 16-1: CCP1CON: ECCP CONTROL REGISTER (40/44-PIN DEVICES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 P1M1:P1M0: Enhanced PWM Output Configuration bits If CCP1M3:CCP1M2 = 00. 01. 10: xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as port pins If CCP1M3:CCP1M2 = 11: 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive DC1B1:DC1B0: PWM Duty Cycle Bit 1 and Bit 0 bit 5-4 Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L. bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCP module) 0001 = Reserved 0010 = Compare mode, toggle output on match 0011 = Capture mode 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set CCP1IF) 1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (set CCP1IF) 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O state 1011 = Compare mode, trigger special event (CCP1 resets TMR1 or TMR3, sets CCP1IF bit) 1100 = PWM mode: P1A, P1C active-high; P1B, P1D active-high 1101 = PWM mode: P1A, P1C active-high; P1B, P1D active-low 1110 = PWM mode: P1A, P1C active-low; P1B, P1D active-high 1111 = PWM mode: P1A, P1C active-low; P1B, P1D active-low

16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits PDC6:PDC0 sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6** "**Programmable Dead-Band Delay**" for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-4: HALF-BRIDGE PWM OUTPUT

FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS

TABLE 17-1:DIFFERENTIAL OUTPUTS TO
TRANSCEIVER

VPO	VMO	Bus State
0	0	Single-Ended Zero
0	1	Differential '0'
1	0	Differential '1'
1	1	Illegal Condition

TABLE 17-2:SINGLE-ENDED INPUTSFROM TRANSCEIVER

VP	VM	Bus State
0	0	Single-Ended Zero
0	1	Low Speed
1	0	High Speed
1	1	Error

The UOE signal toggles the state of the external transceiver. This line is pulled low by the device to enable the transmission of data from the SIE to an external device.

17.2.2.3 Internal Pull-up Resistors

The PIC18FX455/X550 devices have built-in pull-up resistors designed to meet the requirements for low-speed and full-speed USB. The UPUEN bit (UCFG<4>) enables the internal pull-ups. Figure 17-1 shows the pull-ups and their control.

17.2.2.4 External Pull-up Resistors

External pull-up may also be used if the internal resistors are not used. The VUSB pin may be used to pull up D+ or D-. The pull-up resistor must be 1.5 k Ω (±5%) as required by the USB specifications. Figure 17-3 shows an example.

17.2.2.5 Ping-Pong Buffer Configuration

The usage of ping-pong buffers is configured using the PPB1:PPB0 bits. Refer to **Section 17.4.4 "Ping-Pong Buffering"** for a complete explanation of the ping-pong buffers.

17.2.2.6 USB Output Enable Monitor

The USB $\overline{\text{OE}}$ monitor provides indication as to whether the SIE is listening to the bus or actively driving the bus. This is enabled by default when using an external transceiver or when UCFG<6> = 1.

The USB $\overline{\text{OE}}$ monitoring is useful for initial system debugging, as well as scope triggering during eye pattern generation tests.

17.2.2.7 Eye Pattern Test Enable

An automatic eye pattern test can be generated by the module when the UCFG<7> bit is set. The eye pattern output will be observable based on module settings, meaning that the user is first responsible for configuring the SIE clock settings, pull-up resistor and Transceiver mode. In addition, the module has to be enabled.

Once UTEYE is set, the module emulates a switch from a receive to transmit state and will start transmitting a J-K-J-K bit sequence (K-J-K-J for full speed). The sequence will be repeated indefinitely while the Eye Pattern Test mode is enabled.

Note that this bit should never be set while the module is connected to an actual USB system. This test mode is intended for board verification to aid with USB certification tests. It is intended to show a system developer the noise integrity of the USB signals which can be affected by board traces, impedance mismatches and proximity to other system components. It does not properly test the transition from a receive to a transmit state. Although the eye pattern is not meant to replace the more complex USB certification test, it should aid during first order system debugging.

REGISTER 19-4:	SSPCON1:	MSSP (CONTROL	REGISTER	1 (I ² C™	MODE)
----------------	----------	--------	---------	----------	----------------------	-------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0
bit 7							bit C
<u> </u>							
Legend:	a hit	W - Writabla	hit		monted bit rea	d aa 'O'	
		vv = vvii(able	DIL .	0 = 0 miniple	nenteu bit, rea	uas u v = Ditio unk	2014/2
	POR				areu	x = bit is unk	nown
bit 7	WCOL: Write	e Collision Dete	ct bit				
	In Master Tra	ansmit mode:					
	1 = A write	to the SSPBUI	F register wa	s attempted w	hile the I ² C co	nditions were	not valid for a
	transmis	sion to be start	ed (must be c	leared in softw	are)		
	0 = No collis	sion					
	$\frac{\text{In Slave Tran}}{1 = \text{The SSI}}$	<u>ISMIT MODE:</u> PRI IE register is	s writton while	a it is still transr	nitting the prev	ious word (mus	t he cleared in
	software	e)					
	0 = No collis	sion					
	In Receive m	node (Master or	Slave modes	<u>):</u>			
	This is a "doi	n't care" bit.					
bit 6	SSPOV: Red	ceive Overflow I	ndicator bit				
	In Receive m	<u>iode:</u>		register is still	halding the prov	viewe hyde (my	the elected in
	⊥ = A byte is software		INE SSPBUR	register is still	noiding the pre-	vious byte (mus	
	0 = No over	flow					
	<u>In Transmit r</u>	<u>node:</u>					
	This is a "dor	n't care" bit in T	ransmit mode				
bit 5	SSPEN: Mas	ster Synchronou	us Serial Port	Enable bit			
	1 = Enables 0 = Disables	the serial port a serial port and	and configures configures the	s the SDA and ese pins as I/O	SCL pins as the port pins ⁽¹⁾	e serial port pin	s ⁽¹⁾
bit 4	CKP: SCK R	Release Control	bit				
	In Slave mod	<u>le:</u>					
		Clock	tratab) upod i	la anaura data	aatun tima		
	0 = Holds cid	DCK IOW (CIOCK S	tretch), used i	to ensure data	setup time		
	Unused in th	is mode					
bit 3-0	SSPM3:SSP	M0: Master Sv	nchronous Se	rial Port Mode	Select bits		
	$1111 = I^2 C S$	Slave mode, 10	-bit address w	ith Start and St	top bit interrupt	s enabled ⁽²⁾	
	1110 = $I^2 C S$	Slave mode, 7-b	oit address wit	h Start and Sto	p bit interrupts	enabled ⁽²⁾	
	$1011 = I^2 C F$	Firmware Contro	olled Master n	node (slave Idle	e) ⁽²⁾		
	$1000 = I^2 C N$	Master mode, cl	ock = $FOSC/(4)$	+ * (SSPADD +	1)) ^(2,3)		
	$0111 = 1^{2}C$	Slave mode 7-h	bit address ⁽²⁾				
	0110 -100						

- Note 1: When enabled, the SDA and SCL pins must be properly configured as input or output.
 - 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.
 - **3:** Guideline only; exact baud rate slightly dependent upon circuit conditions, but the highest clock rate should not exceed this formula. SSPADD values of '0' and '1' are not supported.

FIGURE 19-9: I²C[™] SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011 (RECEPTION, 7-BIT ADDRESS)

20.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. Ensure bits, CREN and SREN, are clear.

FIGURE 20-13:

- 4. If the signal from the CK pin is to be inverted, set the TXCKP bit. If the signal from the DT pin is to be inverted, set the RXDTP bit.
- 5. If interrupts are desired, set enable bit, RCIE.
- 6. If 9-bit reception is desired, set bit, RX9.
- 7. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set.
- 9. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If any error occurred, clear the error by clearing bit, CREN.
- 12. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Q2Q3Q4Q1	22 Q3 Q4 Q1 Q2	23 Q4 Q1 Q2 Q	23 Q4 Q1 Q2 C	3 Q4 Q1 Q2 Q	3 Q4 Q1 Q2 Q	3 Q4 Q1 Q2	Q3 Q4 Q1 Q	2Q3Q4Q	1 Q2 Q3 Q4	4 Q1 Q2 Q3 Q4
RC7/RX/DT/SDO	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6		bit 7	1 1
RC6/TX/CK pin (TXCKP = 0)					r <u>i</u> tu			;	7	, , ,
RC6/TX/CK pin (TXCKP = 1)					1	_ ب	╶┊╴			1 1 1
Write to bit SREN	1 		1 				<u> </u>	· · ·		1 1 1
SREN bit			•	1		1			٦	1 1
CREN bit '0'				1 1						·0'
RCIF bit (Interrupt)	1 1	, , ,	1 1	1 1	1 1	1				- - -
Read RXREG		1	1 1 1	1 1 1	1 1 1		1 1 1	1 1 1		

SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 20-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	56
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	56
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	56
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
RCREG	EUSART R	eceive Regi	ster						55
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	55
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	55
SPBRGH	EUSART Baud Rate Generator Register High Byte								55
SPBRG	EUSART B	aud Rate G	enerator R	egister Lov	v Byte				55
legend: -	_ = unimple	mented rea	d as '∩' SI	naded cells	are not us	ed for sync	hronous m	aster recen	tion

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.

REGISTER 25-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

U-0	U-0	R/P-0	R/P-0	R/P-0	R/P-0	R/P-0	R/P-0
_	—	USBDIV	CPUDIV1	CPUDIV0	PLLDIV2	PLLDIV1	PLLDIV0
bit 7							bit 0
Legend:							
R = Readable I	bit	P = Program	nable bit	U = Unimpler	nented bit, read	as '0'	
-n = Value whe	n device is unp	programmed		u = Unchange	ed from progran	nmed state	
bit 7-6	Unimplement	ted: Read as '	0'				
bit 5	USBDIV: USE	3 Clock Selecti	on bit (used ir	n Full-Speed U	SB mode only; I	JCFG:FSEN =	1)
	1 = USB clock	source come	s from the 96	MHz PLL divid	ed by 2		
	0 = USB clock	source come	s directly from	the primary of	scillator block w	ith no postscale	e
bit 4-3	CPUDIV1:CP	UDIV0: Syster	n Clock Posts	caler Selection	bits		
	For XT, HS, E	C and ECIO C	scillator mode	<u>es:</u>			
	11 = Primary	oscillator divid	ed by 4 to deri ed by 3 to deri	ive system cloo	CK Ck		
	01 = Primary	oscillator divid	ed by 2 to deri	ive system cloc	ck		
	00 = Primary	oscillator used	directly for sy	stem clock (no	postscaler)		
	For XTPLL, H	SPLL, ECPLL	and ECPIO C	scillator mode	<u>s:</u>		
	11 = 96 MHz	PLL divided by	6 to derive sy	ystem clock			
	10 = 96 MHz	PLL divided by	4 to derive sy	ystem clock			
	01 = 96 MHz	PLL divided by	2 to derive s	vstem clock			
bit 2-0		DIVO: PI Pre	escaler Select	ion bits			
5112 0	111 = Divide I	by 12 (48 MHz	oscillator inpu	ut)			
	110 = Divide I	by 10 (40 MHz	oscillator inpu	ut)			
	101 = Divide I	by 6 (24 MHz o	oscillator input	:)			
	100 = Divide I	by 5 (20 MHz o	oscillator input	:)			
	011 = Divide I	by 4 (16 MHz (oscillator input	I)			
	010 = Divide I	by 2 (12 M⊟2 0	scillator input	.)			
	000 = No pres	scale (4 MHz c	scillator input	drives PLL dire	ectly)		

CPFSGT	Compare f with W, Skip if f > W							
Syntax:	CPFSGT	f {,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Operation:	(f) – (W), skip if (f) > ((unsigned c	(f) – (W), skip if (f) > (W) (unsigned comparison)						
Status Affected:	None	None						
Encoding:	0110	010a fff	ff ffff					
Description:	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:	1							
Cycles:	1(2) Note: 3 cy by a	cles if skip and 2-word instru	d followed ction.					
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read	Process	No					
lf skin [.]	register i	Dala	operation					
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
If skip and followe	d by 2-word in	struction:						
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
operation	operation	operation	operation					
operation	operaden	oporation	operation					
Example:	HERE NGREATER	CPFSGT RE :	G, 0					
	GREATER	:						
Before Instruc	tion = Ad	dress (HERE))					
VV After Instructio	= ?							
If REG	> W:							
PC	= Ad	dress (GREA	TER)					
PC	≤ vv; = Ad	dress (NGREA	ATER)					

CPF	SLT	Compare f with W, Skip if f < W							
Synta	ax:	CPFSLT 1	{,a}						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Oper	ation:	(f) – (W), skip if (f) < ((unsigned c	(f) – (W), skip if (f) < (W) (unsigned comparison)						
Statu	s Affected:	None	,						
Enco	oding:	0110	0110 000a ffff ffff						
Desc	ription:	Compares t location 'f' t performing If the conter contents of instruction i executed in two-cycle ir If 'a' is '0', tl If 'a' is '1', tl GPR bank	0110 000a ffff ffff Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default)						
Word	ls:	1							
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.									
QU	Q1	Q2	Q3	Q4					
	Decode	Read	Process	No					
		register 'f'	Data	operation					
lf sk	ip:	00	00	04					
	Q1 No	Q2	Q3	Q4					
	operation	operation	operation	operation					
lf sk	ip and followed	d by 2-word in	struction:						
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	operation	operation	operation	operation					
<u>Exan</u>	nple:	HERE (NLESS LESS	CPFSLT REG	, 1					
	Before Instruc PC W After Instructio If REG PC If REG	tion = Ad = ? on < W; = Ad ≥ W:	dress (HERE dress (LESS	;)					

MOVLW Move Literal to W						
Synta	ax:	MOVLW	k			
Oper	ands:	$0 \leq k \leq 25$	5			
Oper	ation:	$k\toW$				
Statu	s Affected:	None				
Enco	oding:	0000	1110	kk}	ĸk	kkkk
Desc	ription:	The eight-	bit literal '	k' is lo	ade	d into W.
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read literal 'k'	Proce Data	ss a	Wr	ite to W
Exan	nple:	MOVLW	5Ah			
	After Instructio W	on = 5Ah				

моу	WF	Move W to	o f			
Synta	ax:	MOVWF	f {,a}			
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Oper	ation:	$(W) \to f$				
Statu	s Affected:	None				
Enco	ding:	0110	111a	ffí	ff	ffff
Desc	nption:	Move data Location (f 256-byte b If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 26 Bit-Orient Literal Off	from W t can be a ank. the Access the BSR i (default). and the e led, this i Literal O never $f \le$ 5.2.3 "By ed Instru set Mode	o regii inywh ss Bar s used xtende nstruc ffset A 95 (5F te-Ori ction	ster ere i hk is d to s ed in ction ddre Fh). S iente s in deta	T. n the selected. select the struction operates essing See ed and Indexed ils.
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	5		Q4
	Decode	Read register 'f'	Proce Data	SS a	reg	Write gister 'f'

Example: MOVWF REG, 0

Befor

Before Instru	uction	
W	=	4Fh
REG	=	FFh
After Instruct	tion	
W	=	4Fh
REG	=	4Fh

NEGF	Negate f				
Syntax:	NEGF f	{,a}			
Operands:	$0 \le f \le 255$ $a \in [0,1]$				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N, OV, C, I	DC, Z			
Encoding:	0110	110a	ffff	ffff	
Description:	Location 'f compleme data memu If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 20 Bit-Orient Literal Off	' is negation is negation. The report location the Access the BSR is (default), and the explored, this is Literal Onever $f \leq 6.2.3$ "By red Instruction for the	ed using tw sult is place on 'f'. ss Bank is s used to so extended in nstruction ffset Addre 95 (5Fh). te-Oriente inctions in e" for deta	wo's ced in the selected. select the struction operates essing See ed and Indexed ils.	
Words:	1				
Cycles:	1				

NOP		No Operation				
Synta	ax:	NOP	NOP			
Oper	ands:	None				
Oper	ation:	No operation				
Statu	s Affected:	None				
Encoding:		0000 1111	0000 xxxx	000 xxx	00 xx	0000 xxxx
Desc	ription:	No operati	on.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3 Q4 No No n operation operation			Q4
	Decode	No operation				No peration

Example:

None.

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example:

NEGF REG, 1

Before Instruction REG = 0011 1010 [3Ah] After Instruction = 1100 0110 [C6h] REG

© 2009 Microchip Technology Inc.

TBLWT	Table Writ	te				
Syntax:	TBLWT (*	; *+; *-; +*))			
Operands:	None					
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register, TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) + 1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register					
Status Affected:	None					
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*		
Words: Cycles:	This instru to determin 8 holding r The holdin program th Memory (F "Flash Pr details on The TBLP each byte has a 2-Mi the TBLPT program r TBLP TBLP TBLP TBLP TBLP TBLP to chan • post-inc • post-det • pre-incr 1	ction uses ne which c egisters th g registers the contents P.M.). (Refe ogram Me programm TR (a 21-b in the prog byte addre 'R selects temory loc PTR[0] = 0: PTR[0] = 1: I instructi BLPTR as the comment crement ement	the 3 LSB: f the e TABLAT s are used s of Progra- er to Secti mory " for ing Flash (it pointer) ram memory which byte ation to ac Least S Byte of Memory Most Si Byte of follows:	s of TBLPTR is written to. to am on 6.0 additional memory.) points to ory. TBLPTR The LSb of e of the ccess. ignificant Program VWord gnificant Program VWord dify the		
Q Cycle Activity:	01	00	00	04		
	Q1	Q2	Q3	Q4		
	Decode	No operation	No operation	No operation		
	No	No operation	No operation	No		

(Read

TABLAT)

(Write to

Holding Register)

TBLWT Table Write (Continued) Example 1: TBLWT *+; **Before Instruction** 55h 00A356h TABLAT = TBLPTR HOLDING REGISTER = FFh (00A356h) = After Instructions (table write completion) TABLAT = 55h TBLPTR HOLDING REGISTER 00A357h = = 55h (00A356h) Example 2: TBLWT +*; **Before Instruction** TABLAT = 34h TBLPTR 01389Ah = HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = FFh After Instruction (table write completion) TABLAT TBLPTR HOLDING REGISTER 34h = 01389Bh = (01389Ah) HOLDING REGISTER FFh = (01389Bh) = 34h

ADDWF	ADD W to Indexed (Indexed Literal Offset mode)					
Syntax:	ADDWF	[k] {,d}				
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d \in [0,1] \end{array}$					
Operation:	(W) + ((FSF	R2) + k) \rightarrow des	st			
Status Affected:	N, OV, C, D	C, Z				
Encoding:	0010	01d0 kk	kk kkkk			
Description:	ts of W are ad the register in to by the value ne result is stored sult is stored default).	Ided to the idicated by if k'. ored in W. If 'd' back in				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read 'k'	Process Data	Write to destination			
Example:	ADDWF	[OFST] , 0				
Before Instructi W OFST FSR2 Contents of 0A2Ch After Instructior W Contents of 0A2Ch	on = = = = 1 = =	17h 2Ch 0A00h 20h 37h 20h				

BSF	BSF Bit Set Indexed (Indexed Literal Offset mode)					
Synta	ax:	BSF [k],	b			
$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Oper	Operation: $1 \rightarrow ((FSR2) + k) < b >$					
Statu	atus Affected: None					
Enco	oding:	1000	bbb0	kkkk	kkkk	
Description: Bit 'b' of the register indicated by FSF offset by the value 'k', is set.				by FSR2,		
Word	ls:	1				
Cycles:		1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proce Data	ss V a de	Vrite to stination	
Exan	nple:	BSF	[FLAG_O	FST], 7		
Before Instruction FLAG_OFS FSR2 Contents of 0A0Ah After Instruction Contents		tion FST = = = n =	0Ah 0A00h 55h	1		
	of 0A0Ah	- =	D5h			

SET	F	Set Indexed (Indexed Literal Offset mode)					
Synt	ax:	SETF [k]					
Oper	rands:	$0 \leq k \leq 95$	$0 \leq k \leq 95$				
Oper	ration:	$FFh \rightarrow ((FSR2) + k)$					
Statu	is Affected:	None					
Enco	oding:	0110	0110 1000 kkkk kkkk				
Desc	cription:	The contents of the register indicated FSR2, offset by 'k', are set to FFh.			licated by FFh.		
Words:		1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	5		Q4	
	Decode	Read 'k'	Proce Data	SS A	re	Write egister	
Exar	<u>nple:</u>	SETF	[OFST]				
	Before Instruc OFST FSR2 Contents of 0A2Ch	tion = 2 = 0. n = 0	Ch A00h 0h				

= FFh

After Instruction Contents of 0A2Ch

© 2009 Microchip Technology Inc.

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution	_		10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity Error	—	—	<±1	LSB	$\Delta \text{VREF} \geq 3.0 \text{V}$
A04	Edl	Differential Linearity Error	—	—	<±1	LSB	$\Delta V \text{REF} \geq 3.0 V$
A06	EOFF	Offset Error	—	—	<±2.0	LSB	$\Delta V \text{REF} \geq 3.0 V$
A07	Egn	Gain Error	—	—	<±1	LSB	$\Delta \text{VREF} \geq 3.0 \text{V}$
A10	—	Monotonicity	G	Guaranteed ⁽¹⁾		_	$Vss \leq Vain \leq Vref$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	1.8 3.0	_	Vdd – Vss Vdd – Vss	V V	VDD < 3.0V VDD ≥ 3.0V
A21	Vrefh	Reference Voltage High	Vss + ∆Vref	—	Vdd	V	
A22	Vrefl	Reference Voltage Low	Vss	_	VDD - Δ VREF	V	
A25	VAIN	Analog Input Voltage	VREFL	—	VREFH	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	—	2.5	kΩ	
A50	IREF	VREF Input Current ⁽²⁾		_	5 150	μA μA	During VAIN acquisition. During A/D conversion cycle.

TABLE 28-28: A/D CONVERTER CHARACTERISTICS: PIC18F2455/2550/4455/4550 (INDUSTRIAL)

PIC18LF2455/2550/4455/4550 (INDUSTRIAL)

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.

FIGURE 28-23: **A/D CONVERSION TIMING**

TXSTA (Transmit Status and Control)	244
UCFG (USB Configuration)	168
UCON (USB Control)	166
UEIE (USB Error Interrupt Enable)	185
UEIR (USB Error Interrupt Status)	184
UEPn (USB Endpoint n Control)	172
UIE (USB Interrupt Enable)	183
UIR (USB Interrupt Status)	181
USTAT (USB Status)	171
WDTCON (Watchdog Timer Control)	304
RESET	343
Reset State of Registers	52
Resets	45, 291
Brown-out Reset (BOR)	291
Oscillator Start-up Timer (OST)	291
Power-on Reset (POR)	291
Power-up Timer (PWRT)	291
RETFIE	344
RETLW	344
RETURN	345
Return Address Stack	60
and Associated Registers	60
Return Stack Pointer (STKPTR)	61
Revision History	419
RLCF	345
RLNCF	346
RRCF	346
RRNCF	347

S

SCK	197
SDI	197
SDO	197
SEC_IDLE Mode	41
SEC_RUN Mode	36
Serial Clock, SCK	197
Serial Data In (SDI)	197
Serial Data Out (SDO)	197
Serial Peripheral Interface. See SPI Mode.	
SETF	347
Slave Select (SS)	197
SLEEP	348
Sleep	
OSC1 and OSC2 Pin States	34
Sleep Mode	40
Software Simulator (MPLAB SIM)	364
Special Event Trigger. See Compare (CCP Module).	
Special Event Trigger. See Compare (ECCP Module).	
Special Features of the CPU	291
Special ICPORT Features	311
SPI Mode (MSSP)	
Associated Registers	206
Bus Mode Compatibility	206
Effects of a Reset	206
Enabling SPI I/O	201
Master Mode	202
Master/Slave Connection	201
Operation	200
Operation in Power-Managed Modes	206
Serial Clock	197
Serial Data In	197
Serial Data Out	197
Slave Mode	204
Slave Select	197
Slave Select Synchronization	204
SPI Clock	202

Typical Connection	201
SPP. See Streaming Parallel Port.	191
55	197 222
SSFUV	
CODOTAT Desister	
	014
	040
R/W Bit	
Stack Full/Undernow Resets	
Streaming Parallel Port	191
Associated Registers	196
Clocking Data	192
Configuration	191
Internal Pull-ups	192
Interrupts	194
Microcontroller Control Setup	194
Reading from (Microcontroller Mode)	195
Transfer of Data Between USB SIE	
and SPP (diagram)	194
USB Control Setup	194
Wait States	192
Writing to (Microcontroller Mode)	194
SUBFSR	359
SUBFWB	348
SUBLW	349
SUBULNK	359
SUBWF	349
SUBWFB	350
SWAPF	350

Т

T0CON Register		
PSA Bit		129
T0CS Bit		128
T0PS2:T0PS0 Bits		129
T0SE Bit		128
Table Pointer Operations (table)		84
Table Reads/Table Writes		62
TBLRD		351
TBLWT		352
Time-out in Various Situations (table)		49
Timer0		127
16-Bit Mode Timer Reads and Writes		128
Associated Registers		129
Clock Source Edge Select (T0SE Bit)		128
Clock Source Select (T0CS Bit)		128
Operation		128
Overflow Interrupt		129
Prescaler		129
Switching Assignment		129
Prescaler. See Prescaler, Timer0.		
Timer1		131
16-Bit Read/Write Mode		133
Associated Registers		136
Interrupt		134
Operation		132
Oscillator	131.	133
Layout Considerations		134
Low-Power Option		133
Using Timer1 as a Clock Source		133
Overflow Interrupt		131
Resetting, Using a Special Event		
Trigger Output (CCP)		134
Special Event Trigger (ECCP)		152