



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART, USB |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 13x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f4550t-i-pt |

2.2.4 PLL FREQUENCY MULTIPLIER


PIC18F2455/2550/4255/4550 devices include a Phase Locked Loop (PLL) circuit. This is provided specifically for USB applications with lower speed oscillators and can also be used as a microcontroller clock source.

The PLL is enabled in HSPLL, XTPLL, ECPLL and ECPIO Oscillator modes. It is designed to produce a fixed 96 MHz reference clock from a fixed 4 MHz input. The output can then be divided and used for both the USB and the microcontroller core clock. Because the PLL has a fixed frequency input and output, there are eight prescaling options to match the oscillator input frequency to the PLL.

There is also a separate postscaler option for deriving the microcontroller clock from the PLL. This allows the USB peripheral and microcontroller to use the same oscillator input and still operate at different clock speeds. In contrast to the postscaler for XT, HS and EC modes, the available options are 1/2, 1/3, 1/4 and 1/6 of the PLL output.

The HSPLL, ECPLL and ECPIO modes make use of the HS mode oscillator for frequencies up to 48 MHz. The prescaler divides the oscillator input by up to 12 to produce the 4 MHz drive for the PLL. The XTPLL mode can only use an input frequency of 4 MHz which drives the PLL directly.

FIGURE 2-6: PLL BLOCK DIAGRAM (HS MODE)



2.2.5 INTERNAL OSCILLATOR BLOCK

The PIC18F2455/2550/4455/4550 devices include an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. If the USB peripheral is not used, the internal oscillator may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the device clock. It also drives the INTOSC postscaler which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC) which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- · Power-up Timer
- · Fail-Safe Clock Monitor
- · Watchdog Timer
- · Two-Speed Start-up

These features are discussed in greater detail in Section 25.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 33).

2.2.5.1 Internal Oscillator Modes

When the internal oscillator is used as the microcontroller clock source, one of the other oscillator modes (External Clock or External Crystal/Resonator) must be used as the USB clock source. The choice of the USB clock source is determined by the particular internal oscillator mode.

There are four distinct modes available:

- 1. INTHS mode: The USB clock is provided by the oscillator in HS mode.
- INTXT mode: The USB clock is provided by the oscillator in XT mode.
- 3. INTCKO mode: The USB clock is provided by an external clock input on OSC1/CLKI; the OSC2/CLKO pin outputs Fosc/4.
- INTIO mode: The USB clock is provided by an external clock input on OSC1/CLKI; the OSC2/ CLKO pin functions as a digital I/O (RA6).

Of these four modes, only INTIO mode frees up an additional pin (OSC2/CLKO/RA6) for port I/O use.

3.0 POWER-MANAGED MODES

PIC18F2455/2550/4455/4550 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- · Run modes
- · Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC® devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- The primary clock, as defined by the FOSC3:FOSC0 Configuration bits
- The secondary clock (the Timer1 oscillator)
- The internal oscillator block (for RC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in **Section 3.1.3 "Clock Transitions and Status Indicators"** and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

TABLE 3-1: POWER-MANAGED MODES

| | osco | CON<7,1:0> | Modul | e Clocking | A .: |
|----------|----------------------|------------|---------|-------------|---|
| Mode | IDLEN ⁽¹⁾ | SCS1:SCS0 | CPU | Peripherals | Available Clock and Oscillator Source |
| Sleep | 0 | N/A | Off | Off | None – all clocks are disabled |
| PRI_RUN | N/A | 00 | Clocked | Clocked | Primary – all oscillator modes. This is the normal full-power execution mode. |
| SEC_RUN | N/A | 01 | Clocked | Clocked | Secondary – Timer1 oscillator |
| RC_RUN | N/A | 1x | Clocked | Clocked | Internal oscillator block ⁽²⁾ |
| PRI_IDLE | 1 | 00 | Off | Clocked | Primary – all oscillator modes |
| SEC_IDLE | 1 | 01 | Off | Clocked | Secondary - Timer1 oscillator |
| RC_IDLE | 1 | 1x | Off | Clocked | Internal oscillator block ⁽²⁾ |

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.2.3 RC RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer; the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between the PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by setting SCS1 to '1'. Although it is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note:

Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output), or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.

If the IRCF bits were previously at a non-zero value or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped; and
- the primary clock source is not any of the XT or HS modes.

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (EC and any internal oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2: EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES)

| Microcontrolle | r Clock Source | Freit Delev | Clock Ready Status | |
|-------------------------------|-----------------------|---------------------------------------|--------------------|--|
| Before Wake-up | After Wake-up | Exit Delay | Bit (OSCCON) | |
| | XT, HS | | | |
| Primary Device Clock | XTPLL, HSPLL | None | OSTS | |
| (PRI_IDLE mode) | EC | INOTIE | | |
| | INTOSC ⁽³⁾ | | IOFS | |
| | XT, HS | Tost ⁽⁴⁾ | | |
| T1OSC or INTRC ⁽¹⁾ | XTPLL, HSPLL | Tost + t _{rc} (4) | OSTS | |
| 110SC OF INTRO | EC | TCSD ⁽²⁾ | | |
| | INTOSC ⁽³⁾ | TIOBST ⁽⁵⁾ | IOFS | |
| | XT, HS | Tost ⁽⁴⁾ | | |
| INTOSC ⁽³⁾ | XTPLL, HSPLL | Tost + t _{rc} ⁽⁴⁾ | OSTS | |
| INTOSC | EC | TCSD ⁽²⁾ | | |
| | INTOSC ⁽³⁾ | None | IOFS | |
| | XT, HS | Tost ⁽⁴⁾ | | |
| None | XTPLL, HSPLL | Tost + t _{rc} ⁽⁴⁾ | OSTS | |
| (Sleep mode) | EC | Tcsp ⁽²⁾ | | |
| | INTOSC ⁽³⁾ | TIOBST ⁽⁵⁾ | IOFS | |

- Note 1: In this instance, refers specifically to the 31 kHz INTRC clock source.
 - 2: TCSD (parameter 38, Table 28-12) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 3.4 "Idle Modes"**).
 - 3: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.
 - **4:** Tost is the Oscillator Start-up Timer period (parameter 32, Table 28-12). t_{rc} is the PLL lock time-out (parameter F12, Table 28-9); it is also designated as TPLL.
 - 5: Execution continues during TIOBST (parameter 39, Table 28-12), the INTOSC stabilization period.

4.0 RESET

The PIC18F2455/2550/4455/4550 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 25.2 "Watchdog Timer (WDT)".

A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

| Register | Арі | plicabl | e Devi | ces | Power-on Reset, Brown-out Reset | MCLR Resets, WDT Reset, RESET Instruction, Stack Resets | Wake-up via WDT or Interrupt |
|---------------------|------|---------|--------|------|------------------------------------|--|---------------------------------|
| INDF2 | 2455 | 2550 | 4455 | 4550 | N/A | N/A | N/A |
| POSTINC2 | 2455 | 2550 | 4455 | 4550 | N/A | N/A | N/A |
| POSTDEC2 | 2455 | 2550 | 4455 | 4550 | N/A | N/A | N/A |
| PREINC2 | 2455 | 2550 | 4455 | 4550 | N/A | N/A | N/A |
| PLUSW2 | 2455 | 2550 | 4455 | 4550 | N/A | N/A | N/A |
| FSR2H | 2455 | 2550 | 4455 | 4550 | 0000 | 0000 | uuuu |
| FSR2L | 2455 | 2550 | 4455 | 4550 | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| STATUS | 2455 | 2550 | 4455 | 4550 | x xxxx | u uuuu | u uuuu |
| TMR0H | 2455 | 2550 | 4455 | 4550 | 0000 0000 | 0000 0000 | uuuu uuuu |
| TMR0L | 2455 | 2550 | 4455 | 4550 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| T0CON | 2455 | 2550 | 4455 | 4550 | 1111 1111 | 1111 1111 | uuuu uuuu |
| OSCCON | 2455 | 2550 | 4455 | 4550 | 0100 q000 | 0100 00q0 | uuuu uuqu |
| HLVDCON | 2455 | 2550 | 4455 | 4550 | 0-00 0101 | 0-00 0101 | u-uu uuuu |
| WDTCON | 2455 | 2550 | 4455 | 4550 | 0 | 0 | u |
| RCON ⁽⁴⁾ | 2455 | 2550 | 4455 | 4550 | 0q-1 11q0 | 0q-q qquu | uq-u qquu |
| TMR1H | 2455 | 2550 | 4455 | 4550 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| TMR1L | 2455 | 2550 | 4455 | 4550 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| T1CON | 2455 | 2550 | 4455 | 4550 | 0000 0000 | u0uu uuuu | uuuu uuuu |
| TMR2 | 2455 | 2550 | 4455 | 4550 | 0000 0000 | 0000 0000 | uuuu uuuu |
| PR2 | 2455 | 2550 | 4455 | 4550 | 1111 1111 | 1111 1111 | 1111 1111 |
| T2CON | 2455 | 2550 | 4455 | 4550 | -000 0000 | -000 0000 | -uuu uuuu |
| SSPBUF | 2455 | 2550 | 4455 | 4550 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| SSPADD | 2455 | 2550 | 4455 | 4550 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPSTAT | 2455 | 2550 | 4455 | 4550 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPCON1 | 2455 | 2550 | 4455 | 4550 | 0000 0000 | 0000 0000 | uuuu uuuu |
| SSPCON2 | 2455 | 2550 | 4455 | 4550 | 0000 0000 | 0000 0000 | uuuu uuuu |
| ADRESH | 2455 | 2550 | 4455 | 4550 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| ADRESL | 2455 | 2550 | 4455 | 4550 | XXXX XXXX | uuuu uuuu | uuuu uuuu |
| ADCON0 | 2455 | 2550 | 4455 | 4550 | 00 0000 | 00 0000 | uu uuuu |
| ADCON1 | 2455 | 2550 | 4455 | 4550 | 00 0qqq | 00 0qqq | uu uuuu |
| ADCON2 | 2455 | 2550 | 4455 | 4550 | 0-00 0000 | 0-00 0000 | u-uu uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **4:** See Table 4-3 for Reset value for specific condition.
 - **5:** PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on it stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC: accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC: increments the FSR value by '1', then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register, from FFh to 00h, carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds eight additional two-word commands to the existing PIC18 instruction set: ADDFSR, ADDULNK, CALLW, MOVSF, MOVSS, PUSHL, SUBFSR and SUBULNK. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1') or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-8.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 26.2.1** "Extended Instruction Syntax".

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | R/W-1 | U-0 | R/W-1 |
|-------|---------|---------|---------|-----|--------|-----|-------|
| RBPU | INTEDG0 | INTEDG1 | INTEDG2 | 1 | TMR0IP | _ | RBIP |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 RBPU: PORTB Pull-up Enable bit

1 = All PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG0: External Interrupt 0 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 5 INTEDG1: External Interrupt 1 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 4 INTEDG2: External Interrupt 2 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 3 Unimplemented: Read as '0'

bit 2 **TMR0IP:** TMR0 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 **Unimplemented:** Read as '0'

bit 0 RBIP: RB Port Change Interrupt Priority bit

1 = High priority
0 = Low priority

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

17.2.4 USB ENDPOINT CONTROL

Each of the 16 possible bidirectional endpoints has its own independent control register, UEPn (where 'n' represents the endpoint number). Each register has an identical complement of control bits. The prototype is shown in Register 17-4.

The EPHSHK bit (UEPn<4>) controls handshaking for the endpoint; setting this bit enables USB handshaking. Typically, this bit is always set except when using isochronous endpoints.

The EPCONDIS bit (UEPn<3>) is used to enable or disable USB control operations (SETUP) through the endpoint. Clearing this bit enables SETUP transactions. Note that the corresponding EPINEN and EPOUTEN bits must be set to enable IN and OUT

transactions. For Endpoint 0, this bit should always be cleared since the USB specifications identify Endpoint 0 as the default control endpoint.

The EPOUTEN bit (UEPn<2>) is used to enable or disable USB OUT transactions from the host. Setting this bit enables OUT transactions. Similarly, the EPINEN bit (UEPn<1>) enables or disables USB IN transactions from the host.

The EPSTALL bit (UEPn<0>) is used to indicate a STALL condition for the endpoint. If a STALL is issued on a particular endpoint, the EPSTALL bit for that endpoint pair will be set by the SIE. This bit remains set until it is cleared through firmware, or until the SIE is reset.

REGISTER 17-4: UEPn: USB ENDPOINT n CONTROL REGISTER (UEP0 THROUGH UEP15)

| U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-----|--------|----------|---------|--------|---------|
| _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-5 | Unimplemented: Read as '0' | |
|---------|-----------------------------------|--|
| | | |

bit 4 **EPHSHK:** Endpoint Handshake Enable bit

1 = Endpoint handshake enabled

0 = Endpoint handshake disabled (typically used for isochronous endpoints)

bit 3 EPCONDIS: Bidirectional Endpoint Control bit

If EPOUTEN = 1 and EPINEN = 1:

1 = Disable Endpoint n from control transfers; only IN and OUT transfers allowed

0 = Enable Endpoint n for control (SETUP) transfers; IN and OUT transfers also allowed

bit 2 **EPOUTEN:** Endpoint Output Enable bit

1 = Endpoint n output enabled

0 = Endpoint n output disabled

bit 1 **EPINEN:** Endpoint Input Enable bit

1 = Endpoint n input enabled

0 = Endpoint n input disabled

bit 0 EPSTALL: Endpoint Stall Indicator bit

1 = Endpoint n has issued one or more STALL packets

0 = Endpoint n has not issued any STALL packets

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Details on page |
|-------|--------|--------|---------|--------|----------|---------|--------|---------|-----------------|
| PIE2 | OSCFIE | CMIE | USBIE | EEIE | BCLIE | HLVDIE | TMR3IE | CCP2IE | 56 |
| UCON | _ | PPBRST | SE0 | PKTDIS | USBEN | RESUME | SUSPND | _ | 57 |
| UCFG | UTEYE | UOEMON | _ | UPUEN | UTRDIS | FSEN | PPB1 | PPB0 | 57 |
| USTAT | _ | ENDP3 | ENDP2 | ENDP1 | ENDP0 | DIR | PPBI | _ | 57 |
| UADDR | _ | ADDR6 | ADDR5 | ADDR4 | ADDR3 | ADDR2 | ADDR1 | ADDR0 | 57 |
| UFRML | FRM7 | FRM6 | FRM5 | FRM4 | FRM3 | FRM2 | FRM1 | FRM0 | 57 |
| UFRMH | _ | _ | _ | _ | _ | FRM10 | FRM9 | FRM8 | 57 |
| UIR | _ | SOFIF | STALLIF | IDLEIF | TRNIF | ACTVIF | UERRIF | URSTIF | 57 |
| UIE | _ | SOFIE | STALLIE | IDLEIE | TRNIE | ACTVIE | UERRIE | URSTIE | 57 |
| UEIR | BTSEF | _ | _ | BTOEF | DFN8EF | CRC16EF | CRC5EF | PIDEF | 57 |
| UEIE | BTSEE | _ | _ | BTOEE | DFN8EE | CRC16EE | CRC5EE | PIDEE | 57 |
| UEP0 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP1 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP2 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP3 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP4 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP5 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP6 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP7 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP8 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP9 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP10 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP11 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP12 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP13 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP14 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |
| UEP15 | _ | _ | _ | EPHSHK | EPCONDIS | EPOUTEN | EPINEN | EPSTALL | 57 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the USB module.

Note 1: This table includes only those hardware mapped SFRs located in Bank 15 of the data memory space. The Buffer Descriptor registers, which are mapped into Bank 4 and are not true SFRs, are listed separately in Table 17-5.

19.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDI must have TRISB<0> bit set (configure as digital in ADCON1)
- · SDO must have TRISC<7> bit cleared
- SCK (Master mode) must have TRISB<1> bit cleared
- SCK (Slave mode) must have TRISB<1> bit set (configure as digital in ADCON1)
- SS must have TRISA<5> bit set (configure as digital in ADCON1)

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. Input functions which will not be used do not need to be configured as digital inputs.

19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- · Master sends dummy data Slave sends data




FIGURE 19-2: SPI MASTER/SLAVE CONNECTION




TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

| Name | Bit 7 | Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 | | | | | | | |
|---------|--|--|-------------|-------------|-------|--------|--------|--------|----|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 53 |
| PIR1 | SPPIF ⁽¹⁾ | ADIF | RCIF | TXIF | SSPIF | CCP1IF | TMR2IF | TMR1IF | 56 |
| PIE1 | SPPIE ⁽¹⁾ | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 56 |
| IPR1 | SPPIP ⁽¹⁾ | SPPIP ⁽¹⁾ ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP | | | | | | | |
| RCSTA | SPEN | SPEN RX9 SREN CREN ADDEN FERR OERR RX9D | | | | | | | |
| TXREG | EUSART T | USART Transmit Register | | | | | | | 55 |
| TXSTA | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 55 |
| BAUDCON | ABDOVF | ABDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN | | | | | | | 55 |
| SPBRGH | EUSART E | Baud Rate G | enerator Re | gister High | Byte | | | • | 55 |
| SPBRG | EUSART Baud Rate Generator Register Low Byte | | | | | | | 55 | |

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: Reserved in 28-pin devices; always maintain these bits clear.


The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in **Sleep**, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 21-1.



22.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see **Section 23.0 "Comparator Voltage Reference Module"**). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER

| R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 | R/W-1 | R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| C2OUT | C1OUT | C2INV | C1INV | CIS | CM2 | CM1 | CM0 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 7 **C2OUT**: Comparator 2 Output bit

When C2INV = 0: 1 = C2 Vin+ > C2 Vin-0 = C2 Vin+ < C2 Vin-When C2INV = 1: 1 = C2 Vin+ < C2 Vin-0 = C2 Vin+ > C2 Vin-

bit 6 C10UT: Comparator 1 Output bit

When C1INV = 0: 1 = C1 VIN+ > C1 VIN-0 = C1 VIN+ < C1 VIN-When C1INV = 1: 1 = C1 VIN+ < C1 VIN-0 = C1 VIN+ > C1 VIN-

bit 5 C2INV: Comparator 2 Output Inversion bit

1 = C2 output inverted0 = C2 output not inverted

bit 4 C1INV: Comparator 1 Output Inversion bit

1 = C1 output inverted0 = C1 output not inverted

bit 3 CIS: Comparator Input Switch bit

When CM2:CM0 = 110:

1 = C1 VIN- connects to RA3/AN3/VREF+ C2 VIN- connects to RA2/AN2/VREF-/CVREF

0 = C1 VIN- connects to RA0/AN0 C2 VIN- connects to RA1/AN1

bit 2-0 CM2:CM0: Comparator Mode bits

Figure 22-1 shows the Comparator modes and the CM2:CM0 bit settings.

| TBLWT | Table Writ | te | | |
|-------------------|--|--|--|---|
| Syntax: | TBLWT (* | ; *+; *-; +*) |) | |
| Operands: | None | | | |
| Operation: | if TBLWT*, (TABLAT) TBLPTR – if TBLWT* (TABLAT) (TBLPTR) | → Holding No Chano +, → Holding + 1 → TBl | ge; Register, | |
| | if TBLWT*- (TABLAT) (TBLPTR) if TBLWT+ | \rightarrow Holding $-1 \rightarrow TBI$ *, | LPTR; | |
| | (TBLPTR) (TABLAT) | | | |
| Status Affected: | None | | | |
| Encoding: | 0000 | 0000 | 0000 | 11nn nn=0 * =1 *+ =2 *- =3 +* |
| Description: | This instru | | | s of TBLPTR |
| Words | The holdin program the Memory (Fish Production of Fish Production of F | g registers he contents P.M.). (Reference conten | s are used s of Progra er to Secti mory" for ing Flash r bit pointer) ram memo ss range. which byte ation to ac Least S Byte of Memory Most Sig Byte of Memory on can mo | am on 6.0 additional memory.) points to ory. TBLPTR The LSb of e of the ccess. ignificant Program Word grificant Program Program Word |
| Words: | 1 | | | |
| Cycles: | 2 | | | |
| Q Cycle Activity: | | | | |
| | Q1 | Q2 | Q3 | Q4 |
| | | | | |
| | Decode | No operation | No operation | No |
| | Decode | _ | No operation No | No operation |

| TBLWT T | able Write | (Contin | ued) |
|-----------------------------|--------------|-------------|----------------|
| Example 1: | BLWT *+ | ; | |
| Before Instructi | on | | |
| TABLAT TBLPTR HOLDING | REGISTE | = = R | 55h 00A356h |
| (00A356h | | = | FFh |
| After Instruction | ns (table wr | ite comp | letion) |
| TABLAT | | = | 55h |
| TBLPTR | REGISTE | = D | 00A357h |
| (00A356h | | = | 55h |
| Example 2: | BLWT +* | ; | |
| Before Instructi | on | | |
| TABLAT | | = | 34h |
| TBLPTR | | _ = | 01389Ah |
| HOLDING (01389AI | REGISTE | K = | FFh |
| HÒLDING | ŔEGISTE | R | |
| (01389Bh | , | = . | FFh |
| After Instruction | , | | |
| TABLAT TBLPTR | | = | 34h 01389Bh |
| | REGISTE | | 01309011 |
| (01389Ah | 1) | = | FFh |
| (01389Bh | REGISTE | = | 34h |
| | | | |

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debugger
 - MPLAB ICD 2
- · Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

28.3 DC Characteristics: PIC18F2455/2550/4455/4550 (Industrial) PIC18LF2455/2550/4455/4550 (Industrial) (Continued)

| DC CHARACTERISTICS | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | |
|--------------------|--------|---|-----------|-----|-------|--|
| Param No. | Symbol | Characteristic | Min | Max | Units | Conditions |
| | Vol | Output Low Voltage | | | | |
| D080 | | I/O Ports (except RC4/RC5 in USB mode) | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C |
| D083 | | OSC2/CLKO (EC, ECIO modes) | _ | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C |
| | Vон | Output High Voltage ⁽³⁾ | | | | |
| D090 | | I/O Ports (except RC4/RC5 in USB mode) | VDD - 0.7 | _ | V | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C |
| D092 | | OSC2/CLKO (EC, ECIO, ECPIO modes) | VDD - 0.7 | _ | V | IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C |
| | | Capacitive Loading Specs on Output Pins | | | | |
| D100 | Cosc2 | OSC2 Pin | _ | 15 | pF | In XT and HS modes when external clock is used to drive OSC1 |
| D101 | Cio | All I/O Pins and OSC2 (in RC mode) | _ | 50 | pF | To meet the AC Timing Specifications |
| D102 | Св | SCL, SDA | _ | 400 | pF | I ² C™ Specification |

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **2:** Negative current is defined as current sourced by the pin.
- 3: Parameter is characterized but not tested.

29.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and tables are not available at this time.

| OSC1/CLKI | 12. 16 | PORTC | |
|---|--------|--|--------|
| OSC2/CLKO/RA6 | | Associated Registers | 121 |
| RA0/AN0 | | I/O Summary | |
| RA1/AN1 | • | LATC Register | |
| RA2/AN2/VREF-/CVREF | | PORTC Register | |
| RA3/AN3/VREF+ | | TRISC Register | |
| RA4/T0CKI/C1OUT/RCV | | PORTD | 118 |
| | | | 10/ |
| RA5/AN4/SS/HLVDIN/C2OUT | | Associated Registers | |
| RB0/AN12/INT0/FLT0/SDI/SDA | | I/O Summary | |
| RB1/AN10/INT1/SCK/SCL | | LATD Register | |
| RB2/AN8/INT2/VMO | • | PORTD Register | |
| RB3/AN9/CCP2/VPO | , - | TRISD Register | 122 |
| RB4/AN11/KBI0 | | PORTE | |
| RB4/AN11/KBI0/CSSPP | 18 | Associated Registers | |
| RB5/KBI1/PGM | 14, 18 | I/O Summary | |
| RB6/KBI2/PGC | 14, 18 | LATE Register | 125 |
| RB7/KBI3/PGD | 14, 18 | PORTE Register | 125 |
| RC0/T10S0/T13CKI | 15, 19 | TRISE Register | 125 |
| RC1/T1OSI/CCP2/UOE | 15, 19 | Postscaler, WDT | |
| RC2/CCP1 | 15 | Assignment (PSA Bit) | 129 |
| RC2/CCP1/P1A | | Rate Select (T0PS2:T0PS0 Bits) | |
| RC4/D-/VM | | Power-Managed Modes | |
| RC5/D+/VP | • | and Multiple Sleep Commands | |
| RC6/TX/CK | • | and PWM Operation | |
| RC7/RX/DT/SDO | , | Clock Sources | |
| | • | Clock Sources Clock Transitions and Status Indicators | |
| RD0/SPP0 | | | |
| RD1/SPP1 | | Entering | |
| RD2/SPP2 | | Exiting Idle and Sleep Modes | |
| RD3/SPP3 | | by Interrupt | |
| RD4/SPP4 | | by Reset | |
| RD5/SPP5/P1B | | by WDT Time-out | |
| RD6/SPP6/P1C | 20 | Without an Oscillator Start-up Delay | 43 |
| RD7/SPP7/P1D | 20 | Idle | 40 |
| RE0/AN5/CK1SPP | 21 | Idle Modes | |
| RE1/AN6/CK2SPP | | PRI_IDLE | 4′ |
| RE2/AN7/OESPP | 21 | RC_IDLE | 42 |
| VDD | 15, 21 | SEC_IDLE | 41 |
| Vss | 15, 21 | Run Modes | 36 |
| Vusb | 15. 21 | | |
| Pinout I/O Descriptions | , | RC RUN | 38 |
| PIC18F2455/2550 | 12 | | |
| PIC18F4455/4550 | | | |
| PIR Registers | | | |
| PLL Frequency Multiplier | | | |
| HSPLL. XTPLL. ECPLL and ECPIO | 21 | | |
| , | 27 | | |
| Oscillator Modes PLL Lock Time-out | | | |
| | | | |
| POP | 342 | | |
| POR. See Power-on Reset. | | | |
| PORTA | | | 34, 49 |
| Associated Registers | 115 | | |
| I/O Summary | | | |
| LATA Register | 113 | Prescaler, Timer0 | 129 |
| PORTA Register | 113 | Assignment (PSA Bit) | 129 |
| TRISA Register | 113 | Rate Select (T0PS2:T0PS0 Bits) | 129 |
| PORTB | | | |
| Associated Registers | 118 | | |
| I/O Summary | | | |
| LATB Register | | PRI_IDLE RC_IDLE RC_IDLE SEC_IDLE Run Modes PRI_RUN RC_RUN SEC_RUN Selecting Sleep Summary (table) Power-on Reset (POR) Oscillator Start-up Timer (OST) Power-up Timer (PWRT) Time-out Sequence Power-up Delays Power-up Timer (PWRT) Prescaler Timer2 Prescaler, Timer0 Assignment (PSA Bit) Rate Select (TOPS2:TOPS0 Bits) Prescaler, Timer2 PRI_IDLE Mode PRI_RUN Mode Program Counter PCL, PCH and PCU Registers PCLATH and PCLATU Registers | |
| PORTB Register | | | |
| RB1/AN10/INT1/SCK/SCL Pin | | | |
| RB7:RB4 Interrupt-on-Change Flag (RBI | | 1 OEXTITIONAL OEXTO Registers | 00 |
| TRISB Register | | | |
| LINOD DEGISIEL | 110 | | |