



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 48MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART, USB                                     |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, PWM, WDT                                |
| Number of I/O              | 24   |
| Program Memory Size        | 32KB (16K x 16)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 256 x 8  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V  |
| Data Converters            | A/D 10x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)   |
| Supplier Device Package    | 28-SOIC  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf2550-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

| 1.0  | Device Overview   | 7   |
|------|---|-----|
| 2.0  | Oscillator Configurations   | 23  |
| 3.0  | Power-Managed Modes   | 35  |
| 4.0  | Reset   | 45  |
| 5.0  | Memory Organization   |     |
| 6.0  | Flash Program Memory  |     |
| 7.0  | Data EEPROM Memory  |     |
| 8.0  | 8 x 8 Hardware Multiplier   | 97  |
| 9.0  | Interrupts  | 99  |
| 10.0 | I/O Ports   | 113 |
| 11.0 | Timer0 Module   | 127 |
| 12.0 | Timer1 Module   | 131 |
| 13.0 | Timer2 Module   | 137 |
| 14.0 | Timer3 Module   | 139 |
| 15.0 | Capture/Compare/PWM (CCP) Modules   | 143 |
|      | Enhanced Capture/Compare/PWM (ECCP) Module                                |     |
| 17.0 | Universal Serial Bus (USB)  | 165 |
| 18.0 | Streaming Parallel Port   | 191 |
| 19.0 | Master Synchronous Serial Port (MSSP) Module                              | 197 |
| 20.0 | Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) | 243 |
|      | 10-Bit Analog-to-Digital Converter (A/D) Module                           |     |
| 22.0 | Comparator Module   | 275 |
| 23.0 | Comparator Voltage Reference Module                                       | 281 |
| 24.0 | High/Low-Voltage Detect (HLVD)  | 285 |
| 25.0 | Special Features of the CPU   | 291 |
| 26.0 | Instruction Set Summary   | 313 |
| 27.0 | Development Support   | 363 |
|      | Electrical Characteristics  |     |
| 29.0 | DC and AC Characteristics Graphs and Tables                               | 407 |
| 30.0 | Packaging Information   | 409 |
|      | endix A: Revision History   |     |
|      | endix B: Device Differences   |     |
| Appe | endix C: Conversion Considerations  | 420 |
|      | endix D: Migration From Baseline to Enhanced Devices                      |     |
|      | endix E: Migration From Mid-Range to Enhanced Devices                     |     |
| Appe | endix F: Migration From High-End to Enhanced Devices                      | 421 |
|      | X   |     |
|      | Microchip Web Site  |     |
|      | omer Change Notification Service  |     |
|      | omer Support  |     |
|      | der Response  |     |
| DIC1 | SC24FF/2FF0/44FF/4FF0 Draduat Identification System                       | 125 |

TABLE 1-1: DEVICE FEATURES

| Features                                 | PIC18F2455   | PIC18F2550   | PIC18F4455   | PIC18F4550   |
|--|--|--|--|--|
| Operating Frequency                      | DC – 48 MHz  |
| Program Memory (Bytes)                   | 24576  | 32768  | 24576  | 32768  |
| Program Memory (Instructions)            | 12288  | 16384  | 12288  | 16384  |
| Data Memory (Bytes)                      | 2048   | 2048   | 2048   | 2048   |
| Data EEPROM Memory (Bytes)               | 256  | 256  | 256  | 256  |
| Interrupt Sources                        | 19   | 19   | 20   | 20   |
| I/O Ports                                | Ports A, B, C, (E)   | Ports A, B, C, (E)   | Ports A, B, C, D, E  | Ports A, B, C, D, E  |
| Timers                                   | 4  | 4  | 4  | 4  |
| Capture/Compare/PWM Modules              | 2  | 2  | 1  | 1  |
| Enhanced Capture/<br>Compare/PWM Modules | 0  | 0  | 1  | 1  |
| Serial Communications                    | MSSP,<br>Enhanced USART  | MSSP,<br>Enhanced USART  | MSSP,<br>Enhanced USART  | MSSP,<br>Enhanced USART  |
| Universal Serial Bus (USB)<br>Module     | 1  | 1  | 1  | 1  |
| Streaming Parallel Port (SPP)            | No   | No   | Yes  | Yes  |
| 10-Bit Analog-to-Digital Module          | 10 Input Channels  | 10 Input Channels  | 13 Input Channels  | 13 Input Channels  |
| Comparators                              | 2  | 2  | 2  | 2  |
| Resets (and Delays)                      | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT |
| Programmable Low-Voltage Detect          | Yes  | Yes  | Yes  | Yes  |
| Programmable Brown-out Reset             | Yes  | Yes  | Yes  | Yes  |
| Instruction Set                          | 75 Instructions;<br>83 with Extended<br>Instruction Set<br>enabled                         |
| Packages                                 | 28-Pin PDIP<br>28-Pin SOIC   | 28-Pin PDIP<br>28-Pin SOIC   | 40-Pin PDIP<br>44-Pin QFN<br>44-Pin TQFP   | 40-Pin PDIP<br>44-Pin QFN<br>44-Pin TQFP   |


SEC\_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC\_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC\_RUN mode will not occur. If the


SCS1:SCS0 bits are set to '01', entry to SEC\_RUN mode will not occur. If the Timer1 oscillator is enabled but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.


On transitions from SEC\_RUN mode to PRI\_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.

#### FIGURE 3-1: TRANSITION TIMING FOR ENTRY TO SEC\_RUN MODE



#### FIGURE 3-2: TRANSITION TIMING FROM SEC\_RUN MODE TO PRI\_RUN MODE (HSPLL)





NOTES:

#### 9.5 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### REGISTER 9-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

| R/W-1                | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1  | R/W-1  | R/W-1  |
|----------------------|-------|-------|-------|-------|--------|--------|--------|
| SPPIP <sup>(1)</sup> | ADIP  | RCIP  | TXIP  | SSPIP | CCP1IP | TMR2IP | TMR1IP |
| bit 7 bit 0          |       |       |       |       |        |        |        |

| Legend:           |   |                  |   |               |  |  |  |  |
|-------------------|---|------------------|---|---------------|--|--|--|--|
| R = Reada         | ble bit                                 | W = Writable bit | U = Unimplemented bit,                        | , read as '0' |  |  |  |  |
| -n = Value at POR |   | '1' = Bit is set | '1' = Bit is set '0' = Bit is cleared         |               |  |  |  |  |
| bit 7             | <b>SPPIP:</b> \$ 1 = High 0 = Low       | n priority       | d/Write Interrupt Priority bit <sup>(1)</sup> |               |  |  |  |  |
| bit 6             | <b>ADIP</b> : A/<br>1 = High<br>0 = Low | •                | y bit   |               |  |  |  |  |

bit 5 RCIP: EUSART Receive Interrupt Priority bit

1 = High priority
0 = Low priority

bit 4 **TXIP:** EUSART Transmit Interrupt Priority bit

1 = High priority0 = Low priority

bit 3 SSPIP: Master Synchronous Serial Port Interrupt Priority bit

1 = High priority0 = Low priority

bit 2 CCP1IP: CCP1 Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 TMR2IP: TMR2 to PR2 Match Interrupt Priority bit

1 = High priority
0 = Low priority

bit 0 TMR1IP: TMR1 Overflow Interrupt Priority bit

1 = High priority
0 = Low priority

Note 1: This bit is reserved on 28-pin devices; always maintain this bit clear.

# 10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2455/2550/4455/4550 device selected, PORTE is implemented in two different ways.

For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/AN5/CK1SPP, RE1/AN6/CK2SPP and RE2/AN7/OESPP) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

In addition to port data, the PORTE register (Register 10-1) also contains the RDPU control bit (PORTE<7>); this enables or disables the weak pull-ups on PORTD.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

**Note:** On a Power-on Reset, RE2:RE0 are configured as analog inputs.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

The fourth pin of PORTE (MCLR/VPP/RE3) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

**Note:** On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled.

#### **EXAMPLE 10-5: INITIALIZING PORTE**

| CLRF  | PORTE  | ; Initialize PORTE by |
|-------|--------|-----------------------|
|       |        | ; clearing output     |
|       |        | ; data latches        |
| CLRF  | LATE   | ; Alternate method    |
|       |        | ; to clear output     |
|       |        | ; data latches        |
| MOVLW | 0Ah    | ; Configure A/D       |
| MOVWF | ADCON1 | ; for digital inputs  |
| MOVLW | 03h    | ; Value used to       |
|       |        | ; initialize data     |
|       |        | ; direction           |
| MOVLW | 07h    | ; Turn off            |
| MOVWF | CMCON  | ; comparators         |
| MOVWF | TRISC  | ; Set RE<0> as inputs |
|       |        | ; RE<1> as outputs    |
|       |        | ; RE<2> as inputs     |

#### 10.5.1 PORTE IN 28-PIN DEVICES

For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

#### **REGISTER 10-1: PORTE REGISTER**

| R/W-0               | U-0 | U-0 | U-0 | R/W-x                | R/W-0              | R/W-0              | R/W-0              |
|---------------------|-----|-----|-----|----------------------|--------------------|--------------------|--------------------|
| RDPU <sup>(3)</sup> | _   | _   | _   | RE3 <sup>(1,2)</sup> | RE2 <sup>(3)</sup> | RE1 <sup>(3)</sup> | RE0 <sup>(3)</sup> |
| bit 7               |     |     |     |                      |                    |                    | bit 0              |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 RDPU: PORTD Pull-up Enable bit

1 = PORTD pull-ups are enabled by individual port latch values

0 = All PORTD pull-ups are disabled

bit 6-4 **Unimplemented:** Read as '0'

bit 3-0 **RE3:RE0:** PORTE Data Input bits<sup>(1,2,3)</sup>

- Note 1: implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0); otherwise, read as '0'.
  - **2:** RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. All other bits are implemented only when PORTE is implemented (i.e., 40/44-pin devices).
  - 3: Unimplemented in 28-pin devices; read as '0'.

### 12.7 Considerations in Asynchronous Counter Mode

Following a Timer1 interrupt and an update to the TMR1 registers, the Timer1 module uses a falling edge on its clock source to trigger the next register update on the rising edge. If the update is completed after the clock input has fallen, the next rising edge will not be counted.

If the application can reliably update TMR1 before the timer input goes low, no additional action is needed. Otherwise, an adjusted update can be performed

following a later Timer1 increment. This can be done by monitoring TMR1L within the interrupt routine until it increments, and then updating the TMR1H:TMR1L register pair while the clock is low, or one-half of the period of the clock source. Assuming that Timer1 is being used as a Real-Time Clock, the clock source is a 32.768 kHz crystal oscillator; in this case, one-half period of the clock is  $15.25~\mu s$ .

The Real-Time Clock application code in Example 12-1 shows a typical ISR for Timer1, as well as the optional code required if the update cannot be done reliably within the required interval.

#### **EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE**

```
RTCinit
                              ; Preload TMR1 register pair
          MOVIW 80h
         MOVWF TMR1H
                             : for 1 second overflow
         CLRF TMR1L
         MOVLW b'00001111'; Configure for external clock,
         MOVWF T1CON
                            ; Asynchronous operation, external oscillator
          CLRF secs
                             ; Initialize timekeeping registers
          CLRF
                mins
          MOVIW
                .12
          MOVWF hours
          BSF
                PIE1, TMR1IE ; Enable Timer1 interrupt
          RETURN
RTCisr
                              ; Insert the next 4 lines of code when TMR1
                             ; can not be reliably updated before clock pulse goes low
                             ; wait for TMR1L to become clear
         BTFSC TMR1L,0
                             ; (may already be clear)
          BRA $-2
                             ; wait for TMR1L to become set
          BTFSS TMR1L,0
                $-2
                              ; TMR1 has just incremented
          BRA
                              ; If TMR1 update can be completed before clock pulse goes low
                             ; Start ISR here
              TMR1H, 7 ; Preload for 1 sec overflow
          BSF
              PIR1, TMR1IF ; Clear interrupt flag
          BCF
         INCF secs, F ; Increment seconds
         MOVLW .59
                             ; 60 seconds elapsed?
          CPFSGT secs
          RETURN
                             ; No, done
                             ; Clear seconds
          CLRF
                secs
                mins, F
          INCF
                             ; Increment minutes
          MOVLW .59
                             ; 60 minutes elapsed?
          CPFSGT mins
                             ; No, done
          CLRF mins
                             ; clear minutes
          INCF hours, F
                             ; Increment hours
          MOVLW .23
                             ; 24 hours elapsed?
          CPFSGT hours
          RETURN
                              ; No, done
          CLRF hours
                              ; Reset hours
          RETURN
                              ; Done
```

The BDnSTAT byte of the BDT should always be the last byte updated when preparing to arm an endpoint. The SIE will clear the UOWN bit when a transaction has completed. The only exception to this is when KEN is enabled and/or BSTALL is enabled.

No hardware mechanism exists to block access when the UOWN bit is set. Thus, unexpected behavior can occur if the microcontroller attempts to modify memory when the SIE owns it. Similarly, reading such memory may produce inaccurate data until the USB peripheral returns ownership to the microcontroller.

#### 17.4.1.2 BDnSTAT Register (CPU Mode)

When UOWN = 0, the microcontroller core owns the BD. At this point, the other seven bits of the register take on control functions.

The Keep Enable bit, KEN (BDnSTAT<5>), determines if a BD stays enabled. If the bit is set, once the UOWN bit is set, it will remain owned by the SIE independent of the endpoint activity. This prevents the USTAT FIFO from being updated, as well as the transaction complete interrupt from being set for the endpoint. This feature should only be enabled when the Streaming Parallel Port is selected as the data I/O channel instead of USB RAM.

The Address Increment Disable bit, INCDIS (BDnSTAT<4>), controls the SIE's automatic address increment function. Setting INCDIS disables the auto-increment of the buffer address by the SIE for each byte transmitted or received. This feature should only be enabled when using the Streaming Parallel Port, where each data byte is processed to or from the same memory location.

The Data Toggle Sync Enable bit, DTSEN (BDnSTAT<3>), controls data toggle parity checking. Setting DTSEN enables data toggle synchronization by

the SIE. When enabled, it checks the data packet's parity against the value of DTS (BDnSTAT<6>). If a packet arrives with an incorrect synchronization, the data will essentially be ignored. It will not be written to the USB RAM and the USB transfer complete interrupt flag will not be set. The SIE will send an ACK token back to the host to Acknowledge receipt, however. The effects of the DTSEN bit on the SIE are summarized in Table 17-3.

The Buffer Stall bit, BSTALL (BDnSTAT<2>), provides support for control transfers, usually one-time stalls on Endpoint 0. It also provides support for the SET\_FEATURE/CLEAR\_FEATURE commands specified in Chapter 9 of the USB specification; typically, continuous STALLs to any endpoint other than the default control endpoint.

The BSTALL bit enables buffer stalls. Setting BSTALL causes the SIE to return a STALL token to the host if a received token would use the BD in that location. The EPSTALL bit in the corresponding UEPn control register is set and a STALL interrupt is generated when a STALL is issued to the host. The UOWN bit remains set and the BDs are not changed unless a SETUP token is received. In this case, the STALL condition is cleared and the ownership of the BD is returned to the microcontroller core.

The BD9:BD8 bits (BDnSTAT<1:0>) store the two most significant digits of the SIE byte count; the lower 8 digits are stored in the corresponding BDnCNT register. See Section 17.4.2 "BD Byte Count" for more information.

TABLE 17-3: EFFECT OF DTSEN BIT ON ODD/EVEN (DATA0/DATA1) PACKET RECEPTION

| · · · · · · · · · · · · · · · · · · · |                  |     |  |      |       |                          |
|---------------------------------------|------------------|-----|--|------|-------|--------------------------|
| OUT Packet                            | BDnSTAT Settings |     | Device Response after Receiving Packet |      |       |                          |
| from Host                             | DTSEN            | DTS | Handshake                              | UOWN | TRNIF | BDnSTAT and USTAT Status |
| DATA0                                 | 1                | 0   | ACK                                    | 0    | 1     | Updated                  |
| DATA1                                 | 1                | 0   | ACK                                    | 1    | 0     | Not Updated              |
| DATA1                                 | 1                | 1   | ACK                                    | 0    | 1     | Updated                  |
| DATA0                                 | 1                | 1   | ACK                                    | 1    | 0     | Not Updated              |
| Either                                | 0                | Х   | ACK                                    | 0    | 1     | Updated                  |
| Either, with error                    | Х                | Х   | NAK                                    | 1    | 0     | Not Updated              |
|                                       |                  |     |  |      |       |                          |

**Legend:** x = don't care

#### 18.2 Setup for USB Control

When the SPP is configured for USB operation, data can be clocked directly to and from the USB peripheral without intervention of the microcontroller; thus, no process time is required. Data is clocked into or out from the SPP with endpoint (address) information first, followed by one or more bytes of data, as shown in Figure 18-5. This is ideal for applications that require isochronous, large volume data movement.

The following steps are required to set up the SPP for USB control:

- Configure the SPP as desired, including wait states and clocks.
- 2. Set the SPPOWN bit for USB ownership.
- 3. Set the buffer descriptor starting address (BDnADRL:BDnADRH) to FFFFh.
- 4. Set the KEN bit (BDnSTAT<5>) so the buffer descriptor is kept indefinitely by the SIE.
- Set the INCDIS bit (BDnSTAT<4>) to disable automatic buffer address increment.
- 6. Set the SPPEN bit to enable the module.

Note: If a USB endpoint is configured to use the SPP, the data transfer type of that endpoint must be isochronous only.

#### 18.3 Setup for Microcontroller Control

The SPP can also act as a parallel port for the microcontroller. In this mode, the SPPEPS register (Register 18-3) provides status and address write control. Data is written to and read from the SPPDATA register. When the SPP is owned by the microcontroller, the SPP clock is driven by the instruction clock (Fosc/4).

The following steps are required to set up the SPP for microcontroller operation:

- Configure the SPP as desired, including wait states and clocks.
- 2. Clear the SPPOWN bit.
- 3. Set SPPEN to enable the module.

#### 18.3.1 SPP INTERRUPTS

When owned by the microcontroller core, control can generate an interrupt to notify the application when each read and write operation is completed. The interrupt flag bit is SPPIF (PIR1<7>) and is enabled by the SPPIE bit (PIE1<7>). Like all other microcontroller level interrupts, it can be set to a low or high priority. This is done with the SPPIP bit (IPR1<7>).

#### 18.3.2 WRITING TO THE SPP


Once configured, writing to the SPP is performed by writing to the SPPEPS and SPPDATA registers. If the SPP is configured to clock out endpoint address information with the data, writing to the SPPEPS register initiates the address write cycle. Otherwise, the write is started by writing the data to the SPPDATA register. The SPPBUSY bit indicates the status of the address and the data write cycles.

The following is an example write sequence:

- Write the 4-bit address to the SPPEPS register.
   The SPP automatically starts writing the address. If address write is not used, then skip to step 3.
- Monitor the SPPBUSY bit to determine when the address has been sent. The duration depends on the wait states.
- 3. Write the data to the SPPDATA register. The SPP automatically starts writing the data.
- Monitor the SPPBUSY bit to determine when the data has been sent. The duration depends on the wait states.
- 5. Go back to steps 1 or 3 to write a new address or data.

**Note:** The SPPBUSY bit should be polled to make certain that successive writes to the SPPEPS or SPPDATA registers do not overrun the wait time due to the wait state setting.

#### FIGURE 18-5: TRANSFER OF DATA BETWEEN USB SIE AND SPP



#### REGISTER 19-6: SSPCON2: MSSP CONTROL REGISTER 2 (I<sup>2</sup>C™ SLAVE MODE)

| R/W-0 | R/W-0   | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0  | R/W-0              |
|-------|---------|--------|--------|--------|--------|--------|--------------------|
| GCEN  | ACKSTAT | ADMSK5 | ADMSK4 | ADMSK3 | ADMSK2 | ADMSK1 | SEN <sup>(1)</sup> |
| bit 7 |         |        |        |        |        |        | bit 0              |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 **GCEN:** General Call Enable bit (Slave mode only)

1 = Enable interrupt when a general call address (0000h) is received in the SSPSR

0 = General call address disabled

bit 6 ACKSTAT: Acknowledge Status bit

Unused in Slave mode.

bit 5-2 ADMSK5:ADMSK2: Slave Address Mask Select bits

1 = Masking of corresponding bits of SSPADD enabled0 = Masking of corresponding bits of SSPADD disabled

bit 1 ADMSK1: Slave Address Mask Select bit

In 7-Bit Addressing mode:

1 = Masking of SPADD<1> only enabled

0 = Masking of SPADD<1> only disabled

In 10-Bit Addressing mode:

1 = Masking of SSPADD<1:0> enabled


0 = Masking of SSPADD<1:0> disabled

bit 0 SEN: Stretch Enable bit<sup>(1)</sup>

1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)

0 = Clock stretching is disabled

**Note 1:** If the I<sup>2</sup>C module is active, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).



### 19.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to '0'. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 19-31). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 19-32).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 19-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



FIGURE 19-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



**LFSR** Load FSR Syntax: LFSR f, k  $0 \leq f \leq 2$ Operands:  $0 \le k \le 4095$ Operation:  $k \to \mathsf{FSRf}$ Status Affected: None 1110 Encoding: 1110 00ff  $k_{11}kkk$ 1111 0000 k7kkk kkkk

Description: The 12-bit literal 'k' is loaded into the File Select Register pointed to by 'f'.

Words: 2 Cycles: 2

Q Cycle Activity:

| Q1     | Q2           | Q3              | Q4                       |
|--------|--------------|-----------------|--------------------------|
| Decode | Read literal | Process<br>Data | Write<br>literal 'k' MSB |
|        | K WISD       | Dala            | to FSRfH                 |
| Decode | Read literal | Process         | Write literal 'k'        |
|        | 'k' LSB      | Data            | to FSRfL                 |

Example: LFSR 2, 3ABh

After Instruction

FSR2H = 03h FSR2L = ABh

| MOVF             | Move f   |  |  |  |  |  |
|------------------|--|--|--|--|--|--|
| Syntax:          | MOVF f {,d {,a}}   |  |  |  |  |  |
| Operands:        | $0 \le f \le 255$<br>$d \in [0,1]$<br>$a \in [0,1]$  |  |  |  |  |  |
| Operation:       | $f \rightarrow dest$   |  |  |  |  |  |
| Status Affected: | N, Z   |  |  |  |  |  |
| Encoding:        | 0101 00da ffff ffff  |  |  |  |  |  |
| Description:     | The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates |  |  |  |  |  |

Words: 1
Cycles: 1

Q Cycle Activity:

|   | Q1     | Q2                   | Q3      | Q4      |
|---|--------|----------------------|---------|---------|
| Ī | Decode | Read<br>register 'f' | Process | Write W |
| ı |        | register i           | Data    |         |

mode whenever  $f \le 95$  (5Fh). See Section 26.2.3 "Byte-Oriented and

Literal Offset Mode" for details.

**Bit-Oriented Instructions in Indexed** 

Example: MOVF REG, 0, 0

Before Instruction

REG = 22h W = FFh After Instruction REG = 22h W = 22h

| POP   |                               | Pop Top of Return Stack |                                |                                       |          |  |  |
|---|-------------------------------|-------------------------|--------------------------------|---------------------------------------|----------|--|--|
| Synta   | ax:                           | POP                     | POP                            |                                       |          |  |  |
| Oper  | ands:                         | None                    |                                |                                       |          |  |  |
| Oper  | ation:                        | $(TOS) \rightarrow b$   | $(TOS) \rightarrow bit bucket$ |                                       |          |  |  |
| Statu   | s Affected:                   | None                    |                                |                                       |          |  |  |
| Enco  | Encoding: 0000 0000 0000 0110 |                         |                                |                                       |          |  |  |
| stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. |                               |                         |                                | value that stack. o enable the return |          |  |  |
| Words:  |                               | 1                       | 1                              |                                       |          |  |  |
| Cycles:   |                               | 1                       | 1                              |                                       |          |  |  |
| Q Cycle Activity:   |                               |                         |                                |                                       |          |  |  |
|   | Q1                            | Q2                      | Q3                             | <u> </u>                              | Q4       |  |  |
|   | Decode                        | No                      | Pop To                         |                                       | No       |  |  |
|   |                               | operation               | valu                           | e c                                   | peration |  |  |

Example: POP GOTO

Before Instruction

TOS Stack (1 level down) 0031A2h 014332h

NEW

After Instruction

TOS PC 014332h NEW

| PUSH              | Push Top   | of Retur | n Stack |      |  |  |  |
|-------------------|--|----------|---------|------|--|--|--|
| Syntax:           | PUSH   | PUSH     |         |      |  |  |  |
| Operands:         | None   |          |         |      |  |  |  |
| Operation:        | $(PC + 2) \rightarrow TOS$   |          |         |      |  |  |  |
| Status Affected:  | None   |          |         |      |  |  |  |
| Encoding:         | 0000   | 0000     | 0000    | 0101 |  |  |  |
| Description:      | The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and then pushing it onto the return stack. |          |         |      |  |  |  |
| Words:            | 1  |          |         |      |  |  |  |
| Cycles:           | 1  |          |         |      |  |  |  |
| Q Cycle Activity: |  |          |         |      |  |  |  |
| Ω1                | Q2   | O.3      | 3       | Ω4   |  |  |  |

|      | Decode | Push PC + 2<br>onto return<br>stack | No<br>operation | No<br>operation |
|------|--------|-------------------------------------|-----------------|-----------------|
| Exan | nple:  | PUSH                                |                 |                 |

Before Instruction TOS PC 345Ah 0124h

After Instruction

PC TOS 0126h 0126h Stack (1 level down) 345Ah

| TBLWT             | Table Writ   | e  |                       |   |
|-------------------|--|--|-----------------------|---|
| Syntax:           | TBLWT (*   | ; *+; *-; +*)  | )                     |   |
| Operands:         | None   |  |                       |   |
| Operation:        | if TBLWT*,<br>(TABLAT) → Holding Register,<br>TBLPTR – No Change;<br>if TBLWT*+,<br>(TABLAT) → Holding Register,<br>(TBLPTR) + 1 → TBLPTR;   |  |                       |   |
|                   | if TBLWT*-<br>(TABLAT)<br>(TBLPTR)<br>if TBLWT+  | $\stackrel{\longrightarrow}{\rightarrow}$ Holding $= 1 \rightarrow TBI$ *, | LPTR;                 |   |
|                   | (TBLPTR)<br>(TABLAT)   |  |                       |   |
| Status Affected:  | None   |  |                       |   |
| Encoding:         | 0000   | 0000   | 0000                  | 11nn<br>nn=0 *<br>=1 *+<br>=2 *-<br>=3 +* |
| Description:      | This instru  | ction uses   | the 3 LSBs            | s of TBLPTR                               |
| Words             | 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access.  TBLPTR[0] = 0: Least Significant Byte of Program Memory Word  TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows:  no change  post-increment  post-decrement  pre-increment |  |                       |   |
| Words:            | 1  |  |                       |   |
| Cycles:           | 2  |  |                       |   |
| Q Cycle Activity: |  |  |                       |   |
|                   | Q1   | Q2   | Q3                    | Q4  |
|                   |  |  |                       |   |
|                   | Decode   | No<br>operation  | No                    | No  |
|                   | Decode   | _  | No<br>operation<br>No |   |

| TBLWT T                     | able Write     | (Contin     | ued)           |
|-----------------------------|----------------|-------------|----------------|
| Example 1:                  | BLWT *+        | ;           |                |
| Before Instructi            | on             |             |                |
| TABLAT<br>TBLPTR<br>HOLDING | REGISTE        | =<br>=<br>? | 55h<br>00A356h |
| (00A356h                    |                | ` =         | FFh            |
| After Instruction           | ns (table wr   | ite comp    | letion)        |
| TABLAT                      |                | =           | 55h            |
| TBLPTR                      | REGISTER       | =<br>>      | 00A357h        |
| (00A356h                    |                | =           | 55h            |
| Example 2:                  | BLWT +*        | ;           |                |
| Before Instructi            | on             |             |                |
| TABLAT                      |                | =           | 34h            |
| TBLPTR                      |                | _ =         | 01389Ah        |
| HOLDING<br>(01389AI         | REGISTE        | ≺ =         | FFh            |
| HÒLDING                     | ŔEGISTE        | ₹           |                |
| (01389Bh                    | ,              | = .         | FFh            |
| After Instruction           | n (table write | •           | ,              |
| TABLAT<br>TBLPTR            |                | =           | 34h<br>01389Bh |
|                             | REGISTER       |             | 01309011       |
| (01389Ah                    | 1)             | =           | FFh            |
| (01389Bh                    | REGISTER<br>() | =           | 34h            |
|                             |                |             |                |

#### 27.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 27.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 27.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

#### 27.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

# APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

**Not Applicable** 

# APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

**Not Currently Available** 

| SETF   | 347    | MOVLB   | 33    |
|--|--------|---|-------|
| SETF (Indexed Literal Offset mode)               | 361    | MOVLW   | 33    |
| SLEEP  | 348    | MOVSF   | 35    |
| Standard Instructions                            | 313    | MOVSS   | 35    |
| SUBFWB   | 348    | MOVWF   | 33    |
| SUBLW  | 349    | MPLAB ASM30 Assembler, Linker, Librarian          | 36    |
| SUBWF  | 349    | MPLAB ICD 2 In-Circuit Debugger                   | 36    |
| SUBWFB   | 350    | MPLAB ICE 2000 High-Performance                   |       |
| SWAPF  | 350    | Universal In-Circuit Emulator                     | 36    |
| TBLRD  | 351    | MPLAB Integrated Development                      |       |
| TBLWT  | 352    | Environment Software                              |       |
| TSTFSZ   | 353    | MPLAB PM3 Device Programmer                       |       |
| XORLW  | 353    | MPLAB REAL ICE In-Circuit Emulator System         | 36    |
| XORWF  | 354    | MPLINK Object Linker/MPLIB Object Librarian       | 36    |
| INTCON Register                                  |        | MSSP  |       |
| RBIF Bit   | 116    | ACK Pulse   |       |
| INTCON Registers                                 | 101    | Control Registers (general)                       | 19    |
| Inter-Integrated Circuit. See I <sup>2</sup> C.  |        | I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. |       |
| Internal Oscillator Block                        | 27     | Module Overview                                   |       |
| Adjustment                                       | 28     | SPI Master/Slave Connection                       | 20    |
| INTHS, INTXT, INTCKO and INTIO Modes             | 27     | SPI Mode. See SPI Mode.                           |       |
| OSCTUNE Register                                 | 28     | SSPBUF  | 20    |
| Internal RC Oscillator                           |        | SSPSR   | 20    |
| Use with WDT                                     | 303    | MULLW   | 34    |
| Internet Address                                 | 433    | MULWF   | 34    |
| Interrupt Sources                                | 291    | N   |       |
| A/D Conversion Complete                          |        | N   |       |
| Capture Complete (CCP)                           |        | NEGF  |       |
| Compare Complete (CCP)                           |        | NOP   | 34    |
| Interrupt-on-Change (RB7:RB4)                    |        | 0   |       |
| INTx Pin   | 111    | _   | _     |
| PORTB, Interrupt-on-Change                       | 111    | Oscillator Configuration                          |       |
| TMR0   |        | EC  |       |
| TMR0 Overflow                                    | 129    | ECIO  |       |
| TMR1 Overflow                                    |        | ECPIO   |       |
| TMR2 to PR2 Match (PWM)148                       |        | ECPLL   |       |
| TMR3 Overflow139                                 | 9, 141 | HS  |       |
| Interrupts                                       | 99     | HSPLL   |       |
| USB  | 99     | INTCKO  |       |
| Interrupts, Flag Bits                            |        | Internal Oscillator Block                         |       |
| Interrupt-on-Change (RB7:RB4)                    |        | INTHS   |       |
| Flag (RBIF Bit)                                  |        | INTIO   |       |
| INTOSC Frequency Drift                           | 28     | INTXT   |       |
| INTOSC, INTRC. See Internal Oscillator Block.    |        | Oscillator Modes and USB Operation                |       |
| IORLW  |        | Settings for USB                                  |       |
| IORWF  |        | XT  |       |
| IPR Registers                                    | 108    | XTPLL   |       |
| L  |        | Oscillator Selection                              |       |
|  | 007    | Oscillator Start-up Timer (OST)                   |       |
| LFSR   | 337    | Oscillator Switching                              |       |
| Low-Voltage ICSP Programming. See Single-Supply  |        | Oscillator Transitions                            |       |
| ICSP Programming.                                |        | Oscillator, Timer1                                | ,     |
| M  |        | Oscillator, Timer3                                | 13    |
| Master Clear Reset (MCLR)                        | 47     | P   |       |
| Master Synchronous Serial Port (MSSP). See MSSP. |        | Packaging Information                             | 40    |
| Memory Organization                              | 59     | Details   |       |
| Data Memory                                      |        | Marking   |       |
| Program Memory                                   |        | PICSTART Plus Development Programmer              |       |
| Memory Programming Requirements                  |        | PIE Registers                                     |       |
| Microchip Internet Web Site                      |        | Pin Functions                                     |       |
| Migration from Baseline to Enhanced Devices      |        | MCLR/VPP/RE3                                      | 12, 1 |
| Migration from High-End to Enhanced Devices      |        | NC/ICCK/ICPGC                                     | -     |
| Migration from Mid-Range to Enhanced Devices     |        | NC/ICDT/ICPGD                                     | 2     |
| MOVF   |        | NC/ICPORTS  | 2     |
| MOVFF  |        | NC/ICRST/ICVPP                                    | 2     |
|  |        |   |       |

| TXSTA (Transmit Status and Control)            | 244     | Typical Connection                     | 201      |
|--|---------|--|----------|
| UCFG (USB Configuration)                       | 168     | SPP. See Streaming Parallel Port       | 191      |
| UCON (USB Control)                             | 166     | SS                                     | 197      |
| UEIE (USB Error Interrupt Enable)              | 185     | SSPOV                                  | 232      |
| UEIR (USB Error Interrupt Status)              |         | SSPOV Status Flag                      | 232      |
| UEPn (USB Endpoint n Control)                  | 172     | SSPSTAT Register                       |          |
| UIE (USB Interrupt Enable)                     | 183     | R/W Bit                                | 214      |
| UIR (USB Interrupt Status)                     | 181     | SSPxSTAT Register                      |          |
| USTAT (USB Status)                             |         | R/W Bit                                | 212      |
| WDTCON (Watchdog Timer Control)                | 304     | Stack Full/Underflow Resets            | 62       |
| RESET  | 343     | STATUS Register                        |          |
| Reset State of Registers                       |         | Streaming Parallel Port                | 191      |
| Resets   | 45, 291 | Associated Registers                   | 196      |
| Brown-out Reset (BOR)                          | 291     | Clocking Data                          | 192      |
| Oscillator Start-up Timer (OST)                | 291     | Configuration                          | 191      |
| Power-on Reset (POR)                           |         | Internal Pull-ups                      | 192      |
| Power-up Timer (PWRT)                          | 291     | Interrupts                             | 194      |
| RETFIE   |         | Microcontroller Control Setup          | 194      |
| RETLW  | 344     | Reading from (Microcontroller Mode)    | 195      |
| RETURN   | 345     | Transfer of Data Between USB SIE       |          |
| Return Address Stack                           | 60      | and SPP (diagram)                      | 194      |
| and Associated Registers                       | 60      | USB Control Setup                      | 194      |
| Return Stack Pointer (STKPTR)                  |         | Wait States                            |          |
| Revision History                               |         | Writing to (Microcontroller Mode)      |          |
| RLCF   | 345     | SUBFSR                                 |          |
| RLNCF  | 346     | SUBFWB                                 |          |
| RRCF   | 346     | SUBLW                                  | 349      |
| RRNCF  | 347     | SUBULNK                                | 359      |
| _  |         | SUBWF                                  | 349      |
| S  |         | SUBWFB                                 | 350      |
| SCK  | 197     | SWAPF                                  | 350      |
| SDI  | 197     | _                                      |          |
| SDO  | 197     | Т                                      |          |
| SEC_IDLE Mode                                  | 41      | T0CON Register                         |          |
| SEC_RUN Mode                                   | 36      | PSA Bit                                |          |
| Serial Clock, SCK                              |         | T0CS Bit                               | 128      |
| Serial Data In (SDI)                           | 197     | T0PS2:T0PS0 Bits                       | 129      |
| Serial Data Out (SDO)                          | 197     | T0SE Bit                               |          |
| Serial Peripheral Interface. See SPI Mode.     |         | Table Pointer Operations (table)       | 84       |
| SETF   |         | Table Reads/Table Writes               |          |
| Slave Select (SS)                              | 197     | TBLRD                                  |          |
| SLEEP  | 348     | TBLWT                                  |          |
| Sleep  |         | Time-out in Various Situations (table) |          |
| OSC1 and OSC2 Pin States                       |         | Timer0                                 |          |
| Sleep Mode                                     |         | 16-Bit Mode Timer Reads and Writes     | 128      |
| Software Simulator (MPLAB SIM)                 | 364     | Associated Registers                   |          |
| Special Event Trigger. See Compare (CCP Module | e).     | Clock Source Edge Select (T0SE Bit)    |          |
| Special Event Trigger. See Compare (ECCP Modu  | ıle).   | Clock Source Select (T0CS Bit)         | 128      |
| Special Features of the CPU                    | 291     | Operation                              | 128      |
| Special ICPORT Features                        | 311     | Overflow Interrupt                     |          |
| SPI Mode (MSSP)                                |         | Prescaler                              |          |
| Associated Registers                           | 206     | Switching Assignment                   | 129      |
| Bus Mode Compatibility                         | 206     | Prescaler. See Prescaler, Timer0.      |          |
| Effects of a Reset                             | 206     | Timer1                                 | 131      |
| Enabling SPI I/O                               | 201     | 16-Bit Read/Write Mode                 | 133      |
| Master Mode                                    | 202     | Associated Registers                   | 136      |
| Master/Slave Connection                        | 201     | Interrupt                              | 134      |
| Operation                                      | 200     | Operation                              | 132      |
| Operation in Power-Managed Modes               | 206     | Oscillator                             | 131, 133 |
| Serial Clock                                   |         | Layout Considerations                  | 134      |
| Serial Data In                                 | 197     | Low-Power Option                       |          |
| Serial Data Out                                | 197     | Using Timer1 as a Clock Source         |          |
| Slave Mode                                     | 204     | Overflow Interrupt                     |          |
| Slave Select                                   | 197     | Resetting, Using a Special Event       |          |
| Slave Select Synchronization                   | 204     | Trigger Output (CCP)                   | 134      |
| SPI Clock                                      |         | Special Event Trigger (ECCP)           |          |
|  |         |  |          |