

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	24KB (12K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4455t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nome	Pi	n Numl	ber	Pin	Pin Buffer	Description
Pin Name	PDIP	QFN	TQFP	QFP Type Type		Description
						PORTE is a bidirectional I/O port.
RE0/AN5/CK1SPP RE0 AN5 CK1SPP	8	25	25	I/O I O	ST Analog	Digital I/O. Analog input 5. SPP clock 1 output.
RE1/AN6/CK2SPP RE1 AN6 CK2SPP	9	26	26	I/O I O	ST Analog —	Digital I/O. Analog input 6. SPP clock 2 output.
RE2/AN7/OESPP RE2 AN7 OESPP	10	27	27	I/O I O	ST Analog —	Digital I/O. Analog input 7. SPP output enable output.
RE3	_	_	_		_	See MCLR/VPP/RE3 pin.
Vss	12, 31	6, 30, 31	6, 29	Р	_	Ground reference for logic and I/O pins.
Vdd	11, 32	7, 8, 28, 29	7, 28	Р	—	Positive supply for logic and I/O pins.
Vusb	18	37	37	Р	—	Internal USB 3.3V voltage regulator output, positive supply for the USB transceiver.
NC/ICCK/ICPGC ⁽³⁾ ICCK ICPGC	-	—	12	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP™ port clock. In-Circuit Debugger clock. ICSP programming clock.
NC/ICDT/ICPGD ⁽³⁾ ICDT ICPGD	-	—	13	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP port clock. In-Circuit Debugger data. ICSP programming data.
NC/ICRST/ICVPP ⁽³⁾ ICRST ICVPP	-		33	I P	_	No Connect or dedicated ICD/ICSP port Reset. Master Clear (Reset) input. Programming voltage input.
NC/ICPORTS ⁽³⁾ ICPORTS	—	—	34	Ρ	—	No Connect or 28-pin device emulation. Enable 28-pin device emulation when connected to Vss.
NC		13				No Connect.
Legend: TTL = TTL o ST = Schn O = Outp	nitt Trigg			/IOS le		MOS = CMOS compatible input or output = Input = Power

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 28-12). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 25.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see **Section 25.3 "Two-Speed Start-up"**) or Fail-Safe Clock Monitor (see **Section 25.4 "Fail-Safe Clock Monitor"**) is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

4.4 Brown-out Reset (BOR)

PIC18F2455/2550/4455/4550 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0 except '00'), any drop of VDD below VBOR (parameter D005, **Section 28.1 "DC Characteristics"**) for greater than TBOR (parameter 35, Table 28-12) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33, Table 28-12). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise, it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the BOR Reset voltage level is still set by
	the BORV1:BORV0 Configuration bits. It
	cannot be changed in software.

4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any POR event. IF BOR is '0' while POR is '1', it can be reliably assumed that a BOR event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Con	figuration	Status of	
BOREN1	BOREN0	SBOREN (RCON<6>)	BOR Operation
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled in software; operation controlled by SBOREN.
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Unavailable	BOR enabled in hardware; must be disabled by reprogramming the Configuration bits.

TABLE 4-1: BOR CONFIGURATIONS

NOTES:

NOTES:

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	_	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	56
LATA	—	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	56
TRISA	—	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	56
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	54
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	55
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	55
UCON	_	PPBRST	SE0	PKTDIS	USBEN	RESUME	SUSPND		57

TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA6 and its associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note:	On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.
	By programming the Configuration bit, PBADEN (CONFIG3H<1>), RB4:RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur. Any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison. The pins are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

The interrupt-on-change can be used to wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Wait one TCY delay (for example, execute one ${\tt NOP}$ instruction).
- c) Clear flag bit, RBIF

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared after a one TCY delay.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

Pins, RB2 and RB3, are multiplexed with the USB peripheral and serve as the differential signal outputs for an external USB transceiver (TRIS configuration). Refer to **Section 17.2.2.2 "External Transceiver"** for additional information on configuring the USB module for operation with an external transceiver.

RB4 is multiplexed with CSSPP, the chip select function for the Streaming Parallel Port (SPP) – TRIS setting. Details of its operation are discussed in **Section 18.0 "Streaming Parallel Port"**.

EXAMPLE 10-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	OEh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected by clearing the T0CS bit (T0CON<5>). In Timer mode, the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In Counter mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI/C1OUT/ RCV. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)







17.5.3 USB ERROR INTERRUPT STATUS REGISTER (UEIR)

The USB Error Interrupt Status register (Register 17-9) contains the flag bits for each of the error sources within the USB peripheral. Each of these sources is controlled by a corresponding interrupt enable bit in the UEIE register. All of the USB error flags are ORed together to generate the USB Error Interrupt Flag (UERRIF) at the top level of the interrupt logic.

Each error bit is set as soon as the error condition is detected. Thus, the interrupt will typically not correspond with the end of a token being processed.

Once an interrupt bit has been set by the SIE, it must be cleared by software by writing a '0'.

REGISTER 17-9: UEIR: USB ERROR INTERRUPT STATUS REGISTER

R/C-0	U-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
BTSEF	—	—	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
bit 7				-			bit 0
Legend:							
R = Readable	bit	C = Clearable	e bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 7	BTSEF: Bit S	tuff Error Flag I	bit				
		f error has bee	n detected				
	0 = No bit stu	uff error					
bit 6-5	Unimplemen	ted: Read as '	0'				
bit 4	BTOEF: Bus	Turnaround Tir	ne-out Error I	Flag bit			
				d (more than 16	bit times of Idle	from previous	EOP elapsed)
		urnaround time					
bit 3		a Field Size Er	-				
		field was not a field was an in	Ų				
h it 0			•	of Dytes			
bit 2	1 = The CRC	RC16 Failure F	hag bit				
	1 = The CRC 0 = The CRC						
bit 1		C5 Host Error	Flag bit				
2			•	o a CRC5 error			
		n packet was a					
bit 0	PIDEF: PID C	heck Failure F	lag bit				
	1 = PID chec	k failed					
	0 = PID chec	k passed					

19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

In most Idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator) or the INTOSC source. See **Section 2.4** "**Clock Sources and Oscillator Switching**" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode or one of the Idle modes when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

TABLE 19-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	53
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	56
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	56
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	56
TRISA	_	TRISA6 ⁽²⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	56
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	56
TRISC	TRISC7	TRISC6	_	_		TRISC2	TRISC1	TRISC0	56
SSPBUF	MSSP Rec	eive Buffer/1	ransmit Re	gister					54
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	54
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	54

 TABLE 19-2:
 REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented in 28-pin devices; always maintain these bits clear.

2: RA6 is configured as a port pin based on various primary oscillator modes. When the port pin is disabled, all of the associated bits read '0'.

19.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RB1/AN10/INT1/SCK/SCL
- Serial data (SDA) RB0/AN12/INT0/FLT0/SDI/SDA

The user must configure these pins as inputs by setting the associated TRIS bits.

FIGURE 19-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



19.4.1 REGISTERS

The MSSP module has six registers for I^2C operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I^2C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

19.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

19.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I^2C Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit, SSPIF, is set. The BF bit is cleared by reading the SSPBUF register, while bit, SSPOV, is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

19.4.3.1 Addressing


Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with steps 7 through 9 for the slave-transmitter:

- Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set on address match).
- 2. Update the SSPADD register with second (low) byte of address (clears bit, UA, and releases the SCL line).
- 3. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits, SSPIF, BF and UA, are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit, UA.
- 6. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits, SSPIF and BF, are set).
- 9. Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.

PIC18F2455/2550/4455/4550



PIC18F2455/2550/4455/4550

FIGURE 20-3: EUSART TRANSMIT BLOCK DIAGRAM




FIGURE 20-4: ASYNCHRONOUS TRANSMISSION, TXCKP = 0 (TX NOT INVERTED)





FIGURE 20-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK), TXCKP = 0 (TX NOT INVERTED)



	21-3. ADOO						
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7	ADFM: A/D R 1 = Right justi 0 = Left justifie	fied	Select bit				
bit 6	Unimplement	ted: Read as '	0'				
bit 5-3	ACQT2:ACQ	T0: A/D Acquis	sition Time Se	lect bits			
	111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD ⁽¹))					
bit 2-0	ADCS2:ADC3 111 = FRC (cli 110 = Fosc/6 101 = Fosc/1 100 = Fosc/4 011 = FRC (cli 010 = Fosc/3 001 = Fosc/8 000 = Fosc/2	ock derived fro 4 6 ock derived fro 2	om A/D RC os	cillator) ⁽¹⁾			

REGISTER 21-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TcY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

REGISTER 25-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	_	CP3 ⁽¹⁾	CP2	CP1	CP0
bit 7							bit 0
Legend:							
Legend: R = Readable I	bit	C = Clearable	bit	U = Unimplem	nented bit, reac	l as '0'	

bit 7-4	Unimplemented: Read as '0'
bit 3	CP3: Code Protection bit ⁽¹⁾
	 1 = Block 3 (006000-007FFFh) is not code-protected 0 = Block 3 (006000-007FFFh) is code-protected
bit 2	CP2: Code Protection bit
	 1 = Block 2 (004000-005FFFh) is not code-protected 0 = Block 2 (004000-005FFFh) is code-protected
bit 1	CP1: Code Protection bit
	1 = Block 1 (002000-003FFFh) is not code-protected0 = Block 1 (002000-003FFFh) is code-protected
bit 0	CP0: Code Protection bit
	1 = Block 0 (000800-001FFFh) is not code-protected 0 = Block 0 (000800-001FFFh) is code-protected

Note 1: Unimplemented in PIC18FX455 devices; maintain this bit set.

REGISTER 25-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	СРВ	—	_	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed		u = Unchanged from programmed state

bit 7	CPD: Data EEPROM Code Protection bit
	1 = Data EEPROM is not code-protected
	0 = Data EEPROM is code-protected
bit 6	CPB: Boot Block Code Protection bit
	 1 = Boot block (000000-0007FFh) is not code-protected 0 = Boot block (000000-0007FFh) is code-protected
bit 5-0	Unimplemented: Read as '0'

Example instructionExample instruction10970OPCODEdd = 0 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for resuit destination to be WREG register d = 1 for BSR to select bank f = 12-bit file register addressMOVFF MYREG1, MYREG21512 110DPCODEf (Source FILE #)MOVFF MYREG1, MYREG21512 110OPCODEf (FILE #)MOVFF MYREG1, MYREG21512 110OPCODE6 (BIT #)MOVFF MYREG1, MYREG21512 110OPCODEMOVFF MYREG1, MYREG21512 1100OPCODEMOVEF MYREG1, MYREG21512 110000000000 <th>Rute-oriented file register operations</th> <th>NS Example Instruction</th>	Rute-oriented file register operations	NS Example Instruction
OPCODEdaf(FILE #)ADDWF MYREG, W, Bd = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank B = 1 for BSR to select bank 		Example instruction
$ \begin{array}{c} \hline \begin{array}{c} \hline \begin{array}{c} 1 & 0 & \text{for result destination to be WREG register} \\ \hline \begin{array}{c} a & 0 & \text{for excess Bank} \\ \hline \begin{array}{c} a & 1 & \text{for BSR to select bank} \\ \hline \end{array} & \hline \end{array} \\ & \hline \end{array} & \hline \\ & \hline \end{array} & \hline \\ & \end{array} & \hline \end{array} & \end{array} & \end{array} & \end{array} & \hline \end{array} \\ & \hline \end{array} & \end{array} & \hline \end{array} & \hline \end{array} & \hline \end{array} \\ & \end{array} & \end{array} & \end{array} & \end{array} & \end{array} \\ & \end{array} & \end{array} & \end{array} &$		ADDWF MYREG, W, B
1512 110 \overrightarrow{OPCODE} f (Source FILE #)1512 11011111111f (Destination FILE #)f = 12-bit file register operations1512 11981512 119870OPCODEb (BIT #) a1512 119870OPCODEb (BIT #) a1512 1198700OPCODE1581581581512 1101512 111511 101512 111511 101511 101511 101512 111511 101512 111511 10 <t< td=""><td>d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank</td><td></td></t<>	d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank	
OPCODEf (Source FILE #)MOVFF MYREG1, MYREG21512 1101111f (Destination FILE #)f = 12-bit file register address Bit-oriented file register operations1512 119 8 7 $OPCODE$ b (BIT #) af (FILE #)b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations158 70 $OPCODE$ k (literal)k = 8-bit immediate value Control operations158 70 $OPCODE$ n<7:0> (literal)1512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101511 11n<19:8> (literal)S = Fast bit15	Byte to Byte move operations (2-word)	
15121101111f(Destination FILE #)f = 12-bit file register addressBit-oriented file register operations1512119.870OPCODEb (BIT #)af(FILE #)DESF MYREG, bit, Bb = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register addressDESF MYREG, bit, BLiteral operations15870OPCODEk (literal)MOVLW 7Fhk = 8-bit immediate valueMOVLW 7FhControl operations1587015121101512110151211015121101512110151211015111001511100	<u>15 12 11 0</u>	
1111 f (Destination FILE #) f = 12-bit file register addressBit-oriented file register operations 15 $12 11$ $9 \ 8 \ 7$ 0 $OPCODE$ $b \ (BIT #)$ a $f \ (FILE #)$ $BSF \ MYREG, \ bit, \ B$ $b = 3$ -bit position of bit in file register (f) $a = 0$ to force Access Bank $a = 1$ for BSR to select bank $f = 8$ -bit file register address $BSF \ MYREG, \ bit, \ B$ Literal operations 15 $8 \ 7$ 0 $OPCODE$ k (literal)MOVLW 7Fh $k = 8$ -bit immediate value $MOVLW \ 7Fh$ Control operations 15 $8 \ 7$ 0 0 $OPCODE$ $n < 7:0 > (literal)$ 15 $12 \ 11$ 0 15 $12 \ 11$ 0 15 $12 \ 11$ 0 15 $12 \ 11$ 0 15 $12 \ 11$ 0 15 $12 \ 11$ 0 15 $12 \ 11$ 0 15 $12 \ 11$ 0 1111 $n < 19:8 > (literal)$ CALL MYFUNC 15 $11 \ 10$ 0	OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
$f = 12-bit file register address$ Bit-oriented file register operations $\frac{15 12 \ 11 9 \ 8 \ 7 \qquad 0}{OPCODE \ b \ (BIT \#) \ a \ f \ (FILE \#)}$ $b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations \frac{15 8 \ 7 \qquad 0}{OPCODE \ k \ (literal)} MOVLW 7Fh k = 8-bit immediate value Control operations \frac{15 8 \ 7 \qquad 0}{OPCODE \ n <7:0> (literal)} n = 20-bit immediate value \frac{15 8 \ 7 \qquad 0}{OPCODE \ S \ n <7:0> (literal)} n = 20-bit immediate value \frac{15 8 \ 7 \qquad 0}{OPCODE \ S \ n <7:0> (literal)} r < 20-bit immediate value \frac{15 8 \ 7 \qquad 0}{OPCODE \ S \ n <7:0> (literal)} r < 20-bit immediate value \frac{15 8 \ 7 \ 0}{OPCODE \ S \ n <7:0> (literal)} r < 20-bit immediate value \frac{15 8 \ 7 \ 0}{OPCODE \ S \ n <7:0> (literal)} r < 20-bit immediate value \frac{15 12 \ 11 \ 0}{OPCODE \ S \ n <7:0> (literal)} r < 20-bit immediate value \frac{15 12 \ 11 \ 0}{S \ F \ S \ n <7:0> (literal)} r < 20-bit immediate value r < 20-bit imme$		
Bit-oriented file register operations	1111 f (Destination FILE #)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	f = 12-bit file register address	
OPCODEb (BIT #)af (FILE #)BSF MYREG, bit, Bb = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register addressBSF MYREG, bit, BLiteral operations15870 $OPCODE$ k (literal)MOVLW 7Fhk = 8-bit immediate valueMOVLW 7FhControl operations15870 15 870 $OPCODE$ n<7:0> (literal)GOTO Label1512110 1111 n<19:8> (literal)CALL MYFUNC1512110 15 12110 15 12110 15 12110 1111 n<19:8> (literal)CALL MYFUNCCALL MYFUNC	Bit-oriented file register operations	
b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 OPCODE k (literal) MOVLW 7Fh k = 8-bit immediate value Control operations CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 1111 n<19:8> (literal) ACLL MYFUNC 15 12 11 0 15 12 11 0 15 12 11 0 CALL MYFUNC 15 12 11 0 CALL MYFUNC 15 12 11 0 1111 n<19:8> (literal) S = Fast bit 15 11 10 0		
a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
OPCODEk (literal)MOVLW 7Fhk = 8-bit immediate valueControl operationsCALL, GOTO and Branch operations158 70 $0PCODE$ n<7:0> (literal)1512 1101111n<19:8> (literal)n = 20-bit immediate valueGOTO Labe1158 70 $0PCODE$ S1512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101111n<19:8> (literal)S = Fast bit1	 a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address 	
Lk = 8-bit immediate valueControl operationsCALL, GOTO and Branch operations158 70 \boxed{OPCODE} $n<7:0>$ (literal)GOTO Label1512 1101111 $n<19:8>$ (literal) $a = 20$ -bit immediate value158 70 \boxed{OPCODE} S $n<7:0>$ (literal)1512 1101512 1101512 1101512 1101512 1101512 1101512 1101512 1101511 100	<u>15 8 7 0</u>	
Control operations CALL, GOTO and Branch operations 15 87 0 OPCODE $n<7:0>$ (literal) $GOTO$ Label 15 12 11 0 1111 $n<19:8>$ (literal) $n = 20$ -bit immediate value 15 87 0 OPCODE S $n<7:0>$ (literal) $CALL$ MYFUNC 15 12 11 $n<19:8>$ (literal) $S = Fast$ bit	OPCODE k (literal)	MOVLW 7Fh
CALL, GOTO and Branch operations 15 8 7 0 OPCODE $n<7:0>$ (literal) GOTO Label 15 12 11 0 1111 $n<19:8>$ (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S $n<7:0>$ (literal) 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) CALL MYFUNC 15 11 10 0 15 11 10 0	k = 8-bit immediate value	
CALL, GOTO and Branch operations 15 8 7 0 \boxed{OPCODE} $n<7:0>$ (literal)GOTO Label 15 12 11 0 $\boxed{1111}$ $n<19:8>$ (literal) $n = 20$ -bit immediate value 15 8 7 0 \boxed{OPCODE} S $n<7:0>$ (literal)CALL MYFUNC 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) $S = Fast bit$ 1110 0	Control operations	
OPCODE $n<7:0>$ (literal) GOTO Label 15 12 11 0 1111 $n<19:8>$ (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S $n<7:0>$ (literal) CALL MYFUNC 15 12 11 0 15 12 11 0 15 12 11 0 1111 $n<19:8>$ (literal) CALL MYFUNC 15 11 10 0	CALL, GOTO and Branch operations	
15 12 11 0 1111 $n < 19:8 > (literal)$ $n = 20$ -bit immediate value 15 8 7 0 OPCODE S $n < 7:0 > (literal)$ CALL MYFUNC 15 12 11 0 15 12 11 0 15 12 11 0 15 12 11 0 1111 $n < 19:8 > (literal)$ S = Fast bit 15 11 10 0	15 8 7 0	
1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) CALL MYFUNC 15 12 11 0 1111 n<19:8> (literal) S S = Fast bit 15 11	OPCODE n<7:0> (literal)	GOTO Label
n = 20-bit immediate value 15 8 7 0 OPCODE S n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) S = Fast bit 15 11 10 0		
15 8 7 0 OPCODE S n<7:0> (literal) CALL MYFUNC 15 12 11 0 1111 n<19:8> (literal) S = Fast bit	1111 n<19:8> (literal)	
OPCODE S n<7:0> (literal) CALL MYFUNC 15 12 11 0 1111 n<19:8> (literal) S = Fast bit 15 11 10 0	n = 20-bit immediate value	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	15 8 7 0	
1111 n<19:8> (literal) S = Fast bit 15 11	13 01 0	
S = Fast bit		CALL MYFUNC
<u>15 11 10 0</u>	OPCODE S n<7:0> (literal) 15 12 11 0	CALL MYFUNC
	OPCODE S n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) 0	CALL MYFUNC
OPCODE n<10:0> (literal) BRA MYFUNC	OPCODE S n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) 0	CALL MYFUNC
	OPCODE S n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) S = Fast bit	CALL MYFUNC
15 8 7 0	OPCODE S n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) S S S = Fast bit 0 0	
OPCODE n<7:0> (literal) BC MYFUNC	OPCODE S n<7:0> (literal) 15 12 11 0 1111 n<19:8> (literal) S S S = Fast bit 0 0	

PIC18F2455/2550/4455/4550

CALLW		Subroutine	Subroutine Call Using WREG						
Synta	ax:	CALLW							
Oper	ands:	None							
Oper	ation:	$(PC + 2) \rightarrow$ $(W) \rightarrow PCL$ (PCLATH) - (PCLATU) -	, → PCH,						
Statu	s Affected:	None							
Enco	ding:	0000	0000 000	01 0100					
Desc	ription	pushed onto contents of existing vali contents of latched into respectively executed as new next in	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to						
Word	ls:	1	1						
Cycle	es:	2							
,	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read WREG	Push PC to stack	No operation					
	No operation	No operation	No operation	No operation					
<u>Exan</u>	Example: HERE CALLW								
Before Instruction $\begin{array}{rcl} PC &=& address (HERE) \\ PCLATH &=& 10h \\ PCLATU &=& 00h \\ W &=& 06h \\ \end{array}$ After Instruction $\begin{array}{rcl} PC &=& 001006h \\ TOS &=& address (HERE + 2) \\ PCLATH &=& 10h \\ PCLATU &=& 00h \\ W &=& 06h \\ \end{array}$									

MOVSF		Move Inde	Move Indexed to f				
Synta	ax:	MOVSF [z	<u>zs],</u> f _d				
Operands:		$0 \le z_s \le 127$ $0 \le f_d \le 409$					
Oper	ation:	((FSR2) + z	$(z_s) \rightarrow f_d$				
Statu	s Affected:	None					
Encoding: 1st word (source) 2nd word (destin.)		1110 1111	1011 Oz: ffff ff:	5			
		actual addr determined offset ' z_s ' in FSR2. The register is s 'f _d ' in the se can be any space (000 The MOVSF PCL, TOSL destination If the result an indirect a	The contents of the source register are moved to destination register 'f _d '. The actual address of the source register is determined by adding the 7-bit literal offset ' z_s ' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f _d ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the				
Word		value returr 2	ned will be 00h	1.			
Cycle		2					
•		2					
QC	ycle Activity: Q1	Q2	Q3	Q4			
	Decode	Determine source addr	Determine source addr	Read source reg			
	Decode	No operation No dummy read	No operation	Write register 'f' (dest)			
<u>Exan</u>	Example: MOVSF [05h], REG2						
	Before Instruct FSR2 Contents of 85h REG2 After Instructio FSR2 Contents of 85h REG2	= 80 = 33 = 11 on = 80	h h h				

			i					
DC Characteristics		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
Param No. Sym Characteristic		Characteristic	Min	Тур†	Max	Units	Conditions	
		Internal Program Memory Programming Specifications ⁽¹⁾						
D110	VIHH	Voltage on MCLR/VPP/RE3 pin	9.00	_	13.25	V	(Note 3)	
D113	IDDP	Supply Current during Programming	—	—	10	mA		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	_	E/W	-40°C to +85°C	
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	_	4	_	ms		
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +85°C	
		Program Flash Memory						
D130	Eр	Cell Endurance	10K	100K	_	E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage	
D132	VIE	VDD for Bulk Erase	3.2 ⁽⁴⁾	—	5.5	V	Using ICSP™ port only	
D132A	Viw	VDD for All Erase/Write Operations (except bulk erase)	VMIN	—	5.5	V	Using ICSP port or self-erase/write	
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms		
D134	TRETD	Characteristic Retention	40	100	—	Year	Provided no other specifications are violated	

TABLE 28-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of table write instructions.


- 2: Refer to Section 7.7 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.
- 3: Required only if Single-Supply Programming is disabled.
- 4: Minimum voltage is 3.2V for PIC18LF devices in the family. Minimum voltage is 4.2V for PIC18F devices in the family.

30.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	e		.100 BSC		
Top to Seating Plane	A	_	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B